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Abstract
This thesis deals with a comparative st:udy of the features of constant frequency and
variable frequency current conuol schemes for power factor correction in AC·OC
convener circuits.
Various current control schemes for achieving nearly unity power factor at the
input and 10 minimize the IOtal harmonic distortion (THO) are in use in various
applications such as television. radio receivers. AC-mOlor drives, DC-mOlor drives J.nd
uninlemaplible power supplies (UPS).
Analytical models of ConSl3.nt Frequency Continuous Current (CFCC). Constant
Frequency Discontinuous Current (CFOC). Zero-Current Zero-Voltage Switching <ZCS·
ZVS) and V:triablc Currenl Hysteresis Control (VCHC) 3rC developed and used to
evaluate the performance of the power (actor correction circuit. The main features of
these control schemes :lre highlighted and the performance char;l,cleriSlics i1Tt: obtained
through computer simulation for the same circuil conditions. Design examples of ellCh
control scheme. and power loss calculation associated with the active switching device
Me. also provided. II is shown thou active cumnt waveshaping lhrough constant and
variable frequency control schemes posseses many attractive features.
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Chapter 1
INTRODUCTION
Power electronics is gaining widespread popularity and is playing a key role: in several
residential. commercial and industrial applications. Almost invariably in such systems
like tele.vision. radio receivers. light dimmers. AC-motor drives, DC-servo drives.
uninterruprible power supplies (UPS). magnet power supplies and high power induction
heating equipment. the 60 Hz input VOltage is firsl rectified into a DC voltage. The DC
vollage is subsequently converted into the: VO!tOlgc:S and culttnlS of OIppropri3tc
magnitude, frequency and phase to mect Ihc load requirements. In all cases, the: source
vollage is obtained from the utility supply.
Electric utility supply quality issues. including harmonics and quasi static
wa~rorm excursions~ now top priority issues for equipment manufacturers. users and
elet:tric utility personnel. Harmonics. super and SUb-harmonics. and interharmonics. can
cause system equipment malfunctioning, increased losses in the utility lines. increased
distortion of the supply voltage. interference with other electrical equipment. personnel
safety problems. over-burdened neuua! wires, ground potential rise. light nickering.
computer d:ua loss .:md memory malfunctioning. erratic process control :lnd other
associated problems. The most serious problem associated with harmonics is the loss of
efficient energy utilization due to IO\lo'er distortion power factor.
The DC OUtput voltage of an AC-DC convener should be ;lS ripple-free as
possible. For this reason. a large capacitor is conne<:ted as a filter on Ihe DC side. Since
this capacitor is charged to a value close 10 the peak AC magnitude Ihe rectifier Ihen
draws a highly diSlorted currenl from {he Ulility which leads to current harmonic:
generalion.
One approach to minimize Ihis impacI is co filler the harmonic currents and the
electromagnetic inlerference (EM I) produced by the power electronic loads. A beuer
alternative. in spite of a small increase in Ihe inilial COSI. may be 10 design the power
electronic equipment such thaI the harmonic currenl gener.uion and (he EMI are
prevenled or minimized in Ihe firsl place. With lhe potential for proliferalion of power
elCClronics equipmenl and enforcemenl of harmonic standards such as IEEE 519. IEC
555. lhere is an increasing need for aClive currenl waveshaping Ihrough appropriate
control schemes.
1.1 HARMONIC STANDARDS AND RECOMMENDED
PRACTICES
In view of the proliferation of power electronic equipment connected (0 the utility
system, many national and international agencies have been considering limitS on
harmonic current injection to maintain good power qu:l!ily. Various siandards and
guidelines have been established thai specify limits on the magnitudes of harmonic
currenlS and total harmonic distortion (THD). Some archese are:
I) EN 50006, .. The Limitiltion of Disturbances in Elc:ctric Supply Networks caused by
Domestic and Similar Appliances Equipped with Electronic Devices", European
Standard prepared by Comil~' Europ~'t!n de Normalisation Elc:ctrotechnique.
CENELEC.
2) lEe Norm 555-3. prepared by the lnlem'l!ional Electrical Commission.
3) West German Standards VDE 0838 for household appli,lOces, VDE 0160 for
converters and VDE 0712 for fluorescent lamp ballasts.
4) IEEE Guide for Harmonic Control and Reactive Compensation of Static Power
Conveners, ANSUIEEE Std. 519-1981.
Some of the SEandards of harmonic current and vol/age are shown in Table 1.1 EO
Table 1.3 [2.3). Table 1.1 shows typical harmonics in a single phase input current
waveform with no line filtering. The harmonic currents (I,,) are expressed as the ratio of
the fundamental current (I,). From Table 1.l it can be seen that without the use of input
filler. me input current waveform consists of large harmonic magniludts.
Table 1.1: Typical Harmonics in a single-phast input current with no line filtering
73.2 36.6 8.1 5.7
II
4.1
13
2.9
15
0.8
17
0.4
Table 1.1 shows the permilled harmonic currents for any consumer at the poinl of
common coupling (PCC). A tolerance of + 10% or O.SA (whichever is the greater) is
permissible. provided it applies 10 no more Ihan tWO harmonics. Table 1.3 shows lhe
harmonic voltage distortion at any point on the utility system.
Table l. 2: Permitted harmonic currents for any consumer at PCC
Utility input voltage
atPCC(kV)
0.415
Harmonic number and current per phase: 3t PCC ( Arms. )
4 5 6 7 8 9 10 II 12 13 14 15
48 34 .,., 56 II 40 9 8 7 19 6 16 5
6.6 and (1
33
1]2
13 8 6 !O 4 8 3 3 3
II 7 5 9 4 6 3
5 4 3 4 2 3 I I I
6 ,
5 ,
3 I
Table 1.3: Harmonic voltage: distortion limits at any poinl on Ihe utility sY5lem
Utility input Tow Harmonic vollage lndividual harmonic VOltage
voltage at PCC Dislortion{%) Distortion(%)
Odd Even
0.415
6.6and II 1.75
33 and 66
132 1.5 0.5
[n order 10 meel Ihe various harmonic standards several techniques have been
proposed to minimize Ihe harmonics in the AC-DC converter. Tn general. Ihere are three
approaches thai can be: used 10 shape Ihe line current. The first approach uses energy
st0r.lge and magnetic components to minimize the harmonics. This approach is referred
to as the passive technique. The. second approach. known as currenl injeaion lechnique.
attempts 10 reduce or minimize the current harmonics by injecting a third harmonic
current into the input. The Ihird approach. referred to as Ihe aClive technique. employs
switching techniques to shape Ihe current w3vefonn. The subsequenl seclion explains the
delails and principles of the different techniques.
1.2 HARMONIC MINIMIZATION USING PASSIVE
TECHNIQUES
This technique uses mainly passive ckvices. capacitors and inductors to minimize the
currem harmonics. A single phase implementation afme PO\lo'er Factor Correction (PFC)
circuit employs a low pass filter method.
Using a low pass filter al the input side for harmonic minimization is one of the
basic passive control methods. As the harmonic component of the input cumm has
frequencies which are muhiples of the base frequency, most of the high frequency
harmonics can be eliminated or reduced using a low pass filler. The cut off frequency of
the low pass filter can be designed so that any frequency above the designed cut off
frequency will be attenuated. The result is a reduction in me harmonics fed back into the
utility supply. The exact design of lhe cut off frequency of a low pass filter is lhe major
disadvantage of this scherne. To attenuate the designed higher fr~uencies. the cut off
~uency should remain constant throughout the operation of AC-DC converter.
Moreover. the ideal low pass frequency response. i.e. sharp passband and stop band. is
hard to implement in any practical circuit. Figure 1.1 sho\Oo'S a single-phase AC-DC
rectifier with an input low pass filter network.
f J~ v
'.1 c'r
f-
Ro
~I~p~~,ttI .....tt I~'~'~I :..0"
Figure 1.1: Single-phase AC-OC convcnercircuit with an input lOw-pass filtcr
1.3 CURRENT INJECTION METHOD
Figure 1.2 shows one type of the current injet:lion method in II three-phase AC-DC
convener system. This approach involves an interconnection of it three-phase limb core
star/delta transfonner between the AC and DC sides of (he diode rectifier topology. The
capacitors on the DC side provide the mid-point for the DC OUtput vohage. The
secondary oCme transformer is connected in delta and is unloaded. It has been shown that
due to the: 120 degree conduction intervals of each diode, the VOltage drop between the:
transformer neutral and the output capacitor midpoint is essentially a third harmonic
component [4. 5). The resultant third harmonic current circulates between the AC and DC
side afme rectifier bridge. Recently. variations of the basic current injection method have
been proposed [6]. It has been shown that the third h.mnonic current drasticJ.lly reduc~s
the input current harmonics and improves the input po....·er factor.
Figure 1.2 : Current injection method in three-phase AC-DC converter
The main advantages of this method are as follows.
• The scheme is passive and does nO{ interfere with the AC-DC rectification process of
the diode rectifier topology.
• The trilIlsformer draws negligible fundamental current from the inpul source (equal 10
the excitation current) since the delta connected secondary is unloaded.
• The circul3ting third harmonic current is automaticaily generated by the midpoint
arrangement of the output capacitors.
• The delta connected seconc:bry permits a path for zero sc:que.nce third h3rmonic
currentS to circul.ate. thereby automatically balancing the nux in ,he transformer core.
The passive harmonic elimination/minimization appro:lch require bulky.
expensive lilters or magnetic components at the input side of the AC-DC conveners. For
most residential. commercial applications and some industrial applications. the current
injection method is too expensive. Hence. different control schemes are being developed
for both three-phase and single.phase rectifier systems, which eliminate the usage of any
expensive devices but still maintain the nearly unity input power factor with minimum
allowable input current harmonics.
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1.4 HARlVlONIC MINIMIZATION USING ACTIVE
TECHNIQUES
Harmonic minimization using aCli ...e techniques can be classified inlo two categories.
namely. Pulse Width Modulation switching of the converter devices and Pulse Width
Modul3tion switching of :luxiliary devices.
1.4.1 PULSE WIDTH MODULAnON Sv<1TCHING OF THE
CONVERTER DEVICES
Pulse Width Modulation (PWM) technique is widely used in AC·DC con\'crters to
minimize the inpul currenl hatmonics. In this scheme, Ihc ON/OFF time of the ret:lifier
switches. are controlled by the width of the PWM pulses. The PWM pulses arc generated
by comparing 3. camer wiweform with it modu!;l.Iing w;lvcfonn. Many diffe~nl methods
of obtaining Ihc modulating signal have been proposed in Ihe literature [7-(7).
The advantage of PWM schemes is that the size of Ihc overall system is small.
However. the major limilation of PWM schemes is th.u it requires ~ complex
synchronization logic circuit. This is because the switches in the rectifier network are
required to switch ON/OFF in synchronism with the supply voltage. The dominant PWM
fixed switChing rrequency techniques are the Adaptive Phase Control (APe) technique
and the Predicted Current Control with Fixed Frequency (PCFF) technique.
1.4.1.1 ADAPTIVE PHASE CONTROL
The adaptive phase control (APe) scheme is one of the traditional fixed switching
frequency PWM methods used (0 improve the input power faclOe and minimize the total
harmonic distortion for three-phase AC-DC converters. A block diagrnm of the control
scheme is shown in fig 1.3. (n Ihis scheme. the phase of the line curn:nl with respect 10
the phase \'oltage is continuously detected 3nd used as 3 control input to generate the
necessary PWM switching panems. Because of irs ;]d.1ptabilit¥. the control logic is
independent of any circuit parameter. In general the PWM controller generates the
switching pattern of the six switches in the three-phase rectifier by campuing the three-
phase modulating voltages and a carrier triangu[ilr Wilve. The Frequency of lhe triangular
wave determines the switching frequency of the reclifier swildles. The scheme uses
sep:lfOlle regulation loops for phase regulation and amplitude regulation of the line
currenl. By using proper modulalion technique for the switChing pattern of the switches,
PWM AC-DC conveners have been demOnStnlled 10 have auracli~'e features in terms of
reduced line harmonics distonion. nearly unity power factor. small filter components on
both the ac and dc side of the convener (18.191.
The drawback. of the APC scheme is its complex synchronization logic. Zero·
crossing deleclors which are used in Ihis scheme to detect the zero crossings of the phase
voltage and the fundamental component of Ihe line current become difficult to measure
for high frequency applications.
12
Figure 1.3 : Block diagram of Adaptive Phase Control method [18)
"1.4.1.2 PREDICTED CURRENT CONTROL
The predicted current control wilh fixed switdting frequency (PCFF) is another PWM
method used to improve: [he input power raclor and minimize the: lotal harmonic
distortion for three-phase AC·DC conveners. Figure 1.4 shows the: block diagram of a
PCFF conlCel scheme. In this technique, the modulating: voltage required to control the
line current is calcul:ned based on the parameters of the power circuit and Ihe switching
frequency. This voltage is Ihen compared (0 a carrier W:J.\'C to generate qua.si-oprim.3.l.
switching pauem to regul:uc Ihe line current [20J. This scheme is fa\'ourable for high
power applications bee3.use of itS well-defined switching pauem which results in
predictable stress on the switching devices.
However, the major shortcoming of the PCFF control scheme is that its control
principle is parameter dependent. Exact knowledge of Ihe power circuit parameters is
required to implement the control logic. In practice, however. these parameters vary due
to v;uiation in temper.J.Iure. nonlinearily and salur.uion of the magnetic core. Par.ultic
componentS, such as equivalent series resislance associated with output capacilor.
conlribule 10 Ihe circuil consider.lbly .....hen the swilching frequency is high. These
variations a.re unpredictable and hence difficult 10 compensale.
Ph;ueShiflcr
Figure 1.4: Block diagram of PCFF conlrol scheme (19J
1.4.2 PULSE WIDTH MODULATION SWITCHING OF
AUXILIARY DEVICES
In lhis scheme, the PWM pulses are applied to auxiliary devices usually connetted at the
output side of the rectilier circuit. The auxiliary switches are pulse-width modulated
according to a control algorithm so as to achieve harmonic reduction in the input current
waveform. The advanlage of this scheme is that no complex synchronization logic circuit
is required.
"1.4.2.1 ACTlVE POWER FACTOR CORRECTION CIRCUIT
Wilh the maturing of Slatic power CQn\"crter technology and the remarkable prog~s in
the development of power semiconductor devices, several converter lopologies for active
power factor correction circuiLS have ~en successfully implemented [21.23,24].
The choice of the power electronic con\'crter is based on the following
considerations
• In general. (he electrical isolalion between the uti lily input and the output of the
power elecuonic system is either no< needed (like in AC and DC-motor drives). or il
can be provided in the second converter stage:as in SWilch~mode DC power
supplies.
• In most applications it is acceptable and in many cases it is desirable to regulate the
DC OutpUl vollilge.
• The inpul current drawn should idc:llly be at a unity power factor so that the power
electronic inlerface emulates a resislor supplied by the utility source. This also
implies Ihat the po\.\.'er flow should be always unidirectional. from the utility source 10
the power electronic equipment.
• The COSI. power losses and size of the current shaping circuit should be as small 3..i
possible.
Among the converter topologies published 121.23.24). the most popular schemes
employ the boost converter concept to sha~ Ihe input currerlt so as to improve the input
power factor to neM unit)·. This is becaus~ in the boost converter topology. the auxiliary
switch is now controlled alone ~d conlrolled switches are nOt required in Ihe rtttifier
cin::uit.
The: prevalent iingle-phasc: active power faclor corrc:clion (PFC) circuil is shown
in fig 1.5. It consists of a boosl inductor, slandard diode bridge rectifier followed by ;J
switch and an OUtput capacitor. Figures 1.6(a) and 1.6(b) show Ihe topologic;J! changes of
the boost convener during ON and OFF conditions of the switch respectively. The Oi':
and OFF times of Ihe booSI switch (5) are controlled b)' the PWM signal gener.l.led from
the various current control schemes.
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Figure 1..S: The single-phase PFC circuit
t_v, ----l.-_{]~
Figure 1.6(a); Equivalent circuit - ON Slate
Figure L6(b): Equivalent circuit - OFF stOlte
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During the ON Stale the boost switch. (5) provides a shon circuit p::l.lh through the
AC source. the pair of diagonal diodes and the inductor (L). Consequenlly, the: current in
the inductor increases at a rate proportional 10 the instanr.aneous value of Ihe input
\'ollage. The oU[PU[ capacitor (C) meanwhile discharges through the load and provides
the regulated power to it. During thc OFF Slate Ihe current in the boost inductor decreases
since the output voltage is much higher than the instantaneous input VOltage. At the end
of this stage the output capacitor (C) is charged to its maximum value. The ideal
oper:lling w.3.\"cforms afme convener are shown in fig 1.7.
v.
v,
Figure 1.7: Ideal operating waveform of boos1 conVerter
"1.4.2.2 CONTROL SCHEMES FOR THE SINGLE PHASE AC-DC
CONVERTER
It has been shown that the current-mode controllers are superior to the PWM duty-catio
controllers used for APC and PCFF techniques (22]. The major advantages of the current-
mode conuollers arc :
• Essentially no ph:lSe lag from the conuol to inductor current, pr.J.cticaJly eliminating
the possibility of low-frequency oscillation of the closed loop
• Inherent pulsc-by-pulse current limiting. making the power convener nearly immune
to damage from overloads
• Ease of p:lr3l1ding power sl3ges. to provide increJ.$ed Qutput-cum:nt capability. with
equal current-sharing among the p:tr.1lleled st3ges
• Ease of applying output-current feedforward. 10 obtain super.f:lst correction for load
transients and minimization of the deviations of output voltage
• Inherent insensiti\'ity to static and dynamic vilIi01tions or input voltage
Current control schemes can be classified bmadly into thrtt groups, namely
a) Constant Frequency Control Schemes
b) Variable Frequency Control Schemes
c) Zero-current, Zero-voltage Switching Control Schemes
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I.S THESIS OBJECTIVES
The various current control sch~ for achieving nearly unity power factor and to
mini[J"..ize the total harmonic distortion (llID) of the input current have been proposed
and their feasibility ha~ been demonstrated [25-34]. However, to the best of the author's
knowledge, a comparative study of their features is lacking in the literarure. The objettive
arthis thesis is, therefore, to e.xamine and compa!'C the performance characteristics of the
various current control methods for power factor correction. The performance
characteristics are obtained through the modelling and simulation of the different
methods for the same circuit conditions.
1.6 THESIS OUTLINE
Chapter 2 focuses on the description, mathematical models and analysis of the different
types of constant freq~ncy c~t control methods. Operational and performance
characteristics, namely IOtai harmonic distortion. frequency specuwn and power losses
have hem p~nted for two values of switching frequency. MATl.AB [36] has been used
to simulate the system equations. The advantages and disadvantages of the different types
ofconstant frequency control schemes are highlighted in the chapter.
Chapter 3 discusses the description, mathematical models and analysis of the
variable frequency current control scheme and the performance for the same circuit
conditions. Computer simulations of the control scheme are also provided to show the
various characteristics of the schCIM. The advantages and disadvantages are also
21
discussro.
Chapter 4 is devotro [0 the modelling, analysis and simulation of a zero current-
zero voltage: switching (ZCS-ZVS) scheme. Simulation results have: been provided to
show the: oper;uionaJ features of the conlfO[ scheme. The different performance
Ch3J"3CtCriSlics such as IOta! h:umonic distortion. frequency spectrum and power loss an:
presented.
Finally, in Chaplcr 5. a summary of the Ihesis highlighting {he contribution of (he
research and suggestions for further work is outlined.
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Chapter 2
CONSTANT FREQUENCY CONTROL SCHEMES
INTRODUCTION
The most important feature of constant frequency contfol schemes is th:lt Ihc frequency of
oper.uion of Ihc boost switch (S) remains constant throughout thc cycle of operation.
Constant frequency is desirnble since il allows for Ihc e:lS~ design of an input filter and
the total harmonic distortion can be readily predicted. This chapter focuses on the
description. modelling, analysis and simulation of constant frequency control schemes
used in AC-DC converter systems. The modelling and analysis has been done using
equivalem circuit represcnl31ion of the vanous Slates of Ihe boosl switch. The analytical
expressions corresponding 10 ~ equivalent circuits Ihat describe the boost inductor
current and output voltage in steady stale operation Me then fonnul'Hed. These equations
are then simulated using MATLAB 10 obtain lhe performance Char.K:lerislics of the
different constant frequency control melhods.
2J
Among me many control methods, the most popular constant frequency control
methods which are described in this chapter are
3) ConStant Frequency Continuous Curttol Control (CFCC)
bj Constant Frequency Discontinuous Current Control (CFDC)
2.1 CONSTANT FREQUENCY CONTINUOUS CURRENT
CONTROL SCHEME
This control scheme giv~ a continuous non-zero boost inductor current 3t 3. fixed
switching frequency. Through the action of the control scheme, the inductor current is
conslr.l.ined to follow Ihc rectified waveshape of Ihe input \'oJtOlge, resulting in a nearly
sinusoidal input current waveform.
In order 10 achieve a nculy unity powcr faclor at the inpU[ ;:md a constant DC
output volt:lge. Ihc two imporl;]nl circuit var13bles which ~ to be controlled are the
boost inductor current and the output \·ollage. These variables can be used in ;] feedback
control circuit which in tum will control the duty cycle of the boost switch. Figure 2.1
shows the control circuit diagram of the constant frequency continuous current (CFCC)
control scheme (26). The scheme uses the average value of the inductor current as an
inner loop control variable to detennine the ON/OFF switching of the boost switch (5). A
signal proportional to the actual instantaneous inductor current is compared with a signal
from the block K through the comparator (EA). The prime importance of the block K is
to establish the desired average inductor current.
To Switch
Figure 2.1: Control circuit of the CFCC scheme (26]
An outer voltage feedback loop. comprising the filtered output voltage (v.). the
rectified input voltage (v_) and the square of the feedforward signal (v.... ). provides lhe
regulation of the output voltage.
The average current is directly proportional to the rectified input voltage. error
amplifier output voltage (v. l ) and inversely proportional to lhe square of the feedforward
voltage. From fig 2.1 the desired aver:l.ge inductor current i_ is obtained as
(2.1)
where
v.. is the instantaneous voltage of the rectified sine wave from the line
V" is the instantaneous Outpul vollage of the error amplifier
~._ is a signal proponionalto the rms \'alue of the line voltage which is introduced to
normalize the reclified sine wave and provide feedforward.
K is Ihe multiplying factor to achieve.:1 desired aver3ge inductor current
For one switching inlerv.:11 the input vohage. ~rror amplifier volt.:1ge and the
feed forward volt.:1ge are assumed to be constant and equation 2. I C.3n be wrinen as
(2.2)
The outpul of the comparator EA is compared wilh a fixed frequency triangular
waveform to produce a PWM signal for the ON/OF conlrol of the boosl swilCh. The error
:lmplifier (EA) is designed with a very slow frequency response. This pre\'enIS Ihe error
sign:ll from following the ripple ch:lnges in the output voltage.
2.1.1 MODELLING AND ANALYSIS OF THE POWER CIRCUIT
ThiJi $ttlion pre.'ienlS the mCKlelling and analysis of the power faclor correclion circuit
taking iom J.ccount the effect of the control scheme. The Con\'crter operates in (Wa
distinct Slales. namely the ON and OFF Siaies.
2.1.1.1 THE ON STATE
TIll.: cqui\'aknt circuit for ttlc ON Slale of the boost switch is .shown in fig 2.2. Til.: model
inclul,ks Ih..: series rcsi.sl3m::c (R,) :lssociatcd with the hooSI inductor. and Ill.; cquiv:lknl
.-..:rics rc.~,,,lancc (R,~ Jo(tlle output c:lpacitor.
I
0'··
I
Figure 2.~ : ON stale ~uivalenl circuil
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The following equations can be ckrived from the equivalent circuit.
(2.3)
(2.4)
where
it is the instantaneous inductor current
v, is the instamaneou$ supply voltage
v~ is the instantaneous c.3p3Citor \'ohage
R.., is the series resistance nsociated with the output capaci[Qr C
~ is the series resistance associated with the boost inductor L
~islheJoadresislance
For a smalltime increment ill. Ihe inductor currenl it. capacilor voltage lie and
the supply voltage. \'/, may be 3Ssumed constant and nuy be represented 3$ 'l' Vc and \I;
respectively. Over the lime interv,;U !U. equations 2.3 and 2.4 may be wrinen :IS
(2.5)
(2.6)
Equations (2.5) and (2.6) C3n be used to calculate the stilte \'ariables tJ.jl and dLl,
:1[ the end of the lime interval i!.l. The values obtained at the end of the time interval Ciln
be u~d as the initial values of the next interval. This procedure. repeated fOt subsequenl
"inu~rva!s gives continuous values of it.. and II~ during the ON state: of the switch. This
method is only accurate if the time interval is small.
In equation (2.5) ::md (2.6), the inductor cuettnt I L and capacitor voltage V. are
appro:l:im,ncd as the average of the values at the: start (it.. ~'.. ) and end (iii' II,,) of the
time interval t:..l nod are expressed as
V. =05(v", + v..>
SubslitUling these \'3lues into equ:lliol'ls (2.5) and (2.6) gives
The OUlpul voltage is gi\-en by
11:::11 _R_"_
... or R•.,,+Ro
(2.7)
(2.8)
(2.9)
(2.10)
(2.11)
(2.12)
(2.13)
where r .... is the output voltage at the end of the interval lit. By applying these
relationships to the successive time intervals the values of it.. and v, at the end of the: ON
interval can be found if the dUly ratio D is known. These values are used as the starting
"values of the OFF state.. A pnxedure for determining the duty f3tio 0 is described in
section 2.1.3.
Neglecting the: resistances, R", and R, in equation 2.11 (0 2.13, simplified
results are obtained for the inductor current and capacitor voltage. which are gi ....en as
v, +il.s(.£)
i~""~
'"
C I
tit 1(Ro l
v,. =!:...+ I v"
At 2(Ro )
(2.14)
(2.15)
During the ON Slate the energy is drawn from tne output capacitor 10 the load and
during the OFF stale: energy is supplied by the: SOl,;tcc: to the load. The clungc: in C:lpacilOf
VOlt3gc: (neglecting the: inductor and capacitor resistances) is given by
where T_ is the ON time period
Ts is the total time period of onc switching C)de
I ~ is the: dischaE!ing current through the OUtput capacitor
D is the duty ratio
(2.16)
;0
The power OUtput of the convener circuit is given by
(2.17)
where
p. is the total power output of the circuit
V"i is the reference omput voltage
SubStituting equation 2.17 into equation 2.16 gives
P.V.O
6,VOI =- V~.~.F. (2.18)
The minus sign denotes the c<1pacicoc is discharging during the ON period and there will
be a deop in the outpuc voltage.
2.1.1.2 THE OFF STATE
The equiv3.lent circuit for [he OFF state is shown in fig 2.3. The governing equ;l.lions of
the induclOc cumnt and capacitor voltage are obt3.incd as
and the output volt:!.ge is given by
(2.19)
(2.20)
"R,
Figure 1.3 : OFF Slate equivalent circuit
Usin~ the :lpprOXimalions inlroduced for the ON Slate (equations 2.7 to 2.10). the \'alues
of i~. I'n and \'.. :11 Ihe end of Ihe OFF inlerV31 .ne derived from equations 2.19 to 2.21.
Using MAPLE [37110 solve 2.19 and 2.20, the values of ill' \I" and 11_ can be
determined. Tne general results arc: given in Appendix A.
Neglecting the resisli1lIces. R... :md R, in equation A.. I and A.2. simplified results
can be obtained for the inductor CUrTent and capacitor voltage......hich are given as
i. ={-2F,.~+2/f.F,-.[A,.v,./f :'~.V,.L-.[A,.~.I(+.[A,.Li •. B, +4./f.V,.L!
(d..[A,I{-4.B,L-.[A,~+4.~L-.[A,B,)) ,
(2.12)
, = /-.JA:.lJ«.B 1 + 1.C,.i/,t.Ro ,L+ 2CI ·V.,RO - 2.8,: .i~.Ro·L - 2.8,:.V•. Ro1
U JA:.B,: + 2.C,.L+ .[A:.c, - [;:;.81 - 2.B,1.L J
(2.23)
where
The: \·::l.1ues at the end of the OFF stale: are used as the starting values for the next
ON state. Since the switching frequency (Fs ) is known. the OFF lime period can be
calculated as
t.. =(1-0)/ Ff (2.2-1)
This process is repealed for the full cycle of the input voltage. During the OFF Slate, the
output vollage is determined by the discharging current from the inductor and the supply
\"ohageas
(I,.. +I.)(I-D)
avo: - 2C~F,
where
I~ is the inductor current value: at the end of th¢ 01'< period
': is the inductor cUlTCnt value at the end of OFF period
(2.25)
,;3
Combining the equations 2.24 and 2.25. a linearised equation for the OUiput \'oltage is
obtained as
(2.26)
(2.27)
The resulting theoretical input current waveform of the CFCC scheme for a ha.lf-cycJe is
shown in fig 2A. The waveform shows that the input current is continuous. i.e. non zero
except at the zero crossings of the input vohage.
I~
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Figure 2.4: Theoretical input current waveform of the CFCC control scheme
2.1.2 MODELLING AND ANALYSIS OF THE CONTROL CIRCUIT
Referring 10 fig 2.1. a saml'le of me rectified line waveform ( v.. ) is supplied 10 ,he block
K. The second input signal to the block 'K' is a DC vOltage proponion3.l to the rms value
orlhe line voltage. This signal is used [0 provide low output distonion and good transient
response, A passive low-pass filler (R, - Rl - C...> is used to gener.lle this signal. The
output of the filter at the start of a switching cycle is
(2.28)
where:
R1, R~ and c.... are the reSiSI.1nCes and capacitor orthe low pass filter respectively
n is the number or the Swilchingcycle
In Ihe CFCC circuil (fig 2,[}. the error amplifier which is used in the voll:lge feedback
loop, is designed wilh a very slow frequency response. To achieve this slow frequency
response, the comer frequency is chosen to be in Ihe range 15-30Hz. The governing
equa.tion of the error a.mplifier is
(2.29)
In the control circuit an error amplifier is usee in lhe omer voltage feedback loop.
Figu~ 2.5 shows the e!TOr ;unplifier which is assumed to be 3 sin~1c: order inlegr.Jtor.
Assuming an ideal op·amp the feedback currcnl C3f1 be exp~ssed as
• liD -II.., II..,
',., :::-R-,--R; (2.30)
(2.31)
where
ir• is the inSlanl3!leOuS value of lhe feedback current
Rj and R. arc the resistances al the inpul of the error 3mplifiercircuil
I'''J is the inslantaneous v31ue of the reference OUtpul vollage
\'" is Ihe inSlantaneous value oflhc error amplifier OUtput
_-+_~~ "o
C, R,
I <t R,'., ,~
R.
Figure 2.5: The error amplifier used in lhe \'oltage feedback loop
"For a smaIl interval. 6t. the voltage across C, is given by
(232)
Equations 2.30 102.32 can be applied during the ON or OFF interval to detennine
tht: error amplifier voltage v~, in each switching period. With v. I determined, equation
2.2 can be used to obtain !he desired average C\lJ'teot (/.. J.
2.1.3 DETERMINATION OF THE DUTY RATIO. D
The duty ratio, 0 can be detennined using an iterative procedure that continuously
calculates the ON/OFF times. The computation method results in an exhausting program
looping run time in finding the correct dury ratio, D. [n order to improve lhe computer
run time for the simulation program, the dury ratio is calculated within each switching
cycle. Fig 2.6 shows the inductor current waveConn in lhe continuous mode of operation.
It is assumed that the switch is turned OFF so that the inductor current at the end
of the OFF state cycle (/l) is such that the required average inductor CUJTe;nl is obtained
during the next switching cycle. This is an appro:<imation since the response of the circuit
is I'IOt so precise and the desired average inductor current does not ~main constant.
v.
L
------------ '-
1,
'.
{l-D)T
Figure 2.6: [ndUClOr current wi1veform in the continuous mode of operation
In steady·state operation the duty ratio, D. taking into consideration the resistances
afme boost inductor. output ca~itor and the load. is given by [351
~=..!.,[(D)'R.]
V.. D R
where
(2.)3)
JS
Vo is the output Yohagc
V.. is the average rectified input voltage
Neglecting the equivalent series resistance of the CUlput capacitor and the boost inductor
equation (2.33) reduces to
(234)
The ::lvclO1ge inductor current over one switching cycle is gi\"cn by
(2.35)
From equ:llions 2.34 and 2.35 the current I! is obl3ined as
From Fig 2.6 I: is obtained as
I. =1 + V..D _(Vo-V.. )((-D)
- 'F,L F,L
(2.36)
(2.37)
where. I, is Ehe: inductor current at the stan of one switChing cycle. The duty r.l.Iio
o is obtained from equation 2.37 as
D- F/•.(I~-f,)+Vo-V ..
V,
(2.38)
Equ,uion 2.38 gives the estimated dUly racio of an ON/OFF switChing cycle. V.
and Viol are the respective average values of the OUiPUI voltage and rectified input voltage
J9
during the ON/OFF switching cycle. [n a praclical circuit the duty r.1lio 0 varies between
0.05 and 0.95. The duty l1uio calculated from equation 2.38 is rnainlained within these
limits
2.1.4 DESIGN EXAMPLE
A design example is given to illuSlrate Ihe procedure for determining the conlrol circuil
constants and the power circuit parameters for the following conditions
OUtput power =: 400 W Input \'o]tage =: 90V _. (min) and 24QV __ (max)
Output DC vollage =: 3S0V Switching frequency = 100 kHz
To determine tl'!c: exact value of K (eqn 2.2), the desired ma."timum average input
current (/",,_1) is first calculated. Assuming Ihm the steppt:d waveform, i .... (fig 2.4)
follows a sinusoidal waveform, in phase with Ihe inpul VOltage. the desired peak 3VCr.Jgc
inpUlcurrent 1,..(_1 at the minimum line vollage of90V(nns). is obtained from
~::;:[_(n"s).v..(rnu)=~.v.. (rnu)
1..(...., "" v.. t:ms) ..fi=~.J2=6.28A
(2.39)
(2.40)
Similarly the desired peak average input current [.,,1-.1 OIl the line voltage of 240V(nns)
is obtained as
[.,,1-..1 ::;: ;: ..fi = 2.36A (2AL)
'0
At an input \'ollage of 2':«> V(nns) and la'-.. of 2.36 A. the ~-olt:tge V_IS obt:uned from
fig 2.1 as
V_(appr.): ;.V.. (Pk). R:: R
l
"";240.J2. 5.1 ~'~70 .. ·tOlV
Assuming an error amplifier gain of 5 and a ma.'l:imum error signal of 10. the ma.'(imum
crror voltage V.,(max) is
V., (ma.'t) ::: 5 -10:: SOv
Using these \':lIues the v:t.luc: of the block' K" is obtained from equation 2.2 :IS
(2.42)
If the average pe3k-{o-~ak ripple: cumnl (~j) of the boost inductor for each
switChing cycle is assumed to be 0.3 amp and the supply VOltage v, is assumed 10 b.:
constant over one switching cycle. the ON lime (/_) and OFF time (I.".) are obtained
fromCig 2.63$
The switching period (T,) is given by
,_ = LAi
v.
(2.43)
(2.44)
(2.45)
Substituting the ON and OFF time in equation (2.45) givt";s
L= V"(VQ-V:)
F,.tJ.iY.
(2.46)
For an input voltage of 240 V(rms). output voltage at 380 V(dc). switching frequency of
100KHz and a ripple current of 0.3 amp. equation 2.46 gives
L = 240J1" (380 - 240J1)
lOO"lO l "0.3"380
1.2mH (2.47)
From the above design proct";dure the \'alut"; of tht"; boost inductor is chosen to be
I.5mH.
The value of the output capacitor is determined by assuming that the peak-to-peak
ripple voltage of the capacitor is 1.2%. i.e. a voltage of magnitude 4.56V is ex~cted over
lhe steady DC output voltage of 3SQV. To achieve the above mentioned peak-to-peak
ripple voltage, the change in vollage across the c:lp:lcitor in one switChing cycle (J,VQ,) is
first c:llcul:lted. As both the supply and switching frequencies are known parameters. the
number of switching sections for one cycle of supply frequency c.:ln be obtained as
where
T,. is the time period oflhe supply voltage
Ts is the switching time of the boost switch
5s is the number of switching sections
(2.48)
"Assuming equal change in capacilor voltage (uVOI) during each sWitching inlerv:J/. ~\'Q'
is calcul,uc:d as
456~VOI = 1~7 =2.74mV (2.49)
When (he switch is ON. the output capacitor supplies lite load current. and t!lc change in
capacitor voltage: is given by
I '~ I "/
OVOI ""~·.-,,,«r =0) "'C It..d' ""c
Equation (2.50) may be written ::1.5
Substituting for D (from equ:ltion 2.34) in equation 2.51, gives
0.50)
(2.51)
(2.52)
The discharging cumnt of the: capacitor during the ON time period is also the load
current (I~ ) and can be wrinen as
Substituting equation (2.53) in equation (2.51) gives
"v = p• • (V. -v.l
01 V.!"C"F,
(2.53)
(2.54)
"From cqu;ulOn (2.54) the value oflhe Output c;l~citor is obI:ained as
(2.55)
A conscl"\'ative value of 470pF for the output capacitor is chosen for the simulation of
thecircuil.
2.1.5 POWER LOSS CALCULAnON OF THE BOOST SWITCH
Power dissip:ltion in semiconductor power devices is fairly generic in n:l.Iurc; that is. the
satr'Ie buic factors governing power dissip;l[ion apply to ilIl devices in the same manner.
The power converter under consideration represents the commonly encountered situation;
the currellt flowing through a switch (isr ) also must flow through a series induct<lnce.
The design calculation therefore assumes an inductive load switching. Referring to fig 1.5
when the switch is ON, '_ flows through the switch whik a VOltage equal [0 the rectified
input voltage (V.. ) 3ppean across the SWitch for <1 small interval (t.. ). During the OFF
time I... flows through the diode while a VOltage equal to the rectified input volta.ge (V.. )
appears across the switch, assuming a zero voltage drop across the diode. Figure 2.7(01)
shows the wavefonn for the current through the switch (iST ) and the voltage across the
switch (vsr ) when it is being operated at a repetition fatc or switching frequency.
S",itchConttol
S'IN.1 ,--------,O'"'N------,
-
v_
-
/\ (.)
t~F~ l<- i-- ,
- 1-'-
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Figure 2.7 : (a) Boost switch. waveforms, (b) Instantaneous boost switch power loss
The switching wavefonns are represented by linear approximation to the actual
waveforms in order to simplify the discussion. As seen from fig 2.7(a), during the tum-
ON transition of the boost switch, the current buildup consists of a short delay time
"1«J,'" followed by the: current rise time tn' The boost s"'ilch voltage (I'ST ) then fall~ to a
small ON-state value of Va.... wilh a fall time of (,0.... The tum-ON crosiO\"er intc:rv:!.l '.os
is given by
(2.56)
The energy dissipated in the device during this tum-ON t~silion can be approximated
from fig 2.7(b) as
0.57)
The energy dissipation (Eo.,,) in the switch during chis ON-Slate interval can ~
approximated as
(2.58)
where '0.'- »(<O."·(""fI
During the turn-OFF transition period. the voltage buildup consists of a (um-OFF
delay time (.to" :l1Id a vollage rise time 1.... Once the voliage rC:lchc:s its final value of
"ST' Ihen rhe current in the swilCh falls [0 zero with a fall time rJfl'F' The tum-OFF
cl'OS5Ovcr interval is given by
lcOfF=r",+I/OFF
The energy dissipated (£.or,) during tum-OFF transition can be written as
(2.59)
(2.60)
"Figure 2.7(b) shows the instantaneous power dissipation (PIT' = liST "isr) across the boost
swilCh. From equation 2.57 and 2.60 the a\"crnge power loss (Pss ) due: to the~ tr.l.nsllions
for a switching frequency of (Fs ) is given as
(2.61)
The other majo~ contribution to the power loss in the: boosl switch is the J,\"cragc:
power dissipated during the: ON-state po.... which is given by
(2.62)
The leakage: currenl during the OFF Stale: of (he: boost switch is negligibly small and
therefore can be neglected. Hence. the: cOlal average power dissi~tion (p,) across the
boost switch is given by
P, =PIS + Po.v (2.6])
The WOl'St case power loss across tbe boost switch will occur al the peak input vol~ge.
Using the equations 2.61. 2.62 and 2.63 and assuming /.;, i/O.v , /.... I/O"". VON to be
loons.50ns. lOOns. 200ns and 1.5V respet:tively, the avcrnge power loss at the peak input
vollage for a constanl switching frequency of 100kHz. is obtained as
Pr = [.!.. 240J2" 2.36 "100 "10) "450 "10-9]+[1.5 "2.]6 • ..!e...]::: 18.]7W
2 IOJ.!s
(2.64)
2.1.6 Sli"lULATION OF THE PFC CIRCUIT FOR THE
CONTINUOUS CURRENT MODE CONTROL
Normally the PFC circuit is oper:ttcd at higher frequencies so as to reduce the (otal
harmonic distoetion of the input current. However. the circuit has ~en simulated at :l
reduced frequency in ordcr [0 show the details of the wi!;vcform. The two v31ues of
switching frequency used for the simulation :lIe 100KHz and 5KHz. The procedure
outlined in the previous section is used to determine (he circuit p:u-ameters at the two
frequencies, which are as follows
Line Yollage. V,= 240 V(mu)
line frequency, f. = 60Hz
Output Voltage, V. = 3S0V(dc)
Output power. p. = 400W
Switching frequency, F, = 100kHz
B0051 inductor, L= l.5mH
Output capacitor. C =470jlF
Per-unit values
I p.u VOltage = 240V
I p.u power =400W
4()()
1 p.u current = 240 = 1.67 A
Line volt:!ge. V, = 100 V(ml.1)
Line frequency. {, = 60Hz
Output Vollage. V.. =200V(dc)
Output power, p. = 160W
Switching frequency, F, = 5kHz
Boost inductor. L = 5.5mH
Output capacitor. C = 10000jlF
I p.u voltage =IOOV
I p.u power = 160W
160
I p.u current = 100 = 1.6 A
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2.1.6.1 SIMULATION PROCEDURE
The flow ch.ln of Ihe complele simul:1lion procedure 01 the CFCC control is given in lig
2.8. MATUS is u~ 10 simul3lc [he design equations.
/ Ell/u:L.C,P .w.(PtD.k.J/
,im tI10;1.F•• i:Crt:,tnt
1'~"~IiL··1
'"..t.,.Jt ••• ..,
I
'-------------1~
Figure 2.8 ; Flow chart of Ihe CFCC control scheme showing the simuli:uion procedure
"2.1.6.2 SIMULATION RESULTS
Figures 2.9 and 2. to show the source current and source voltage in per uni[:it 100KHz
and 5KHz respectively. As seen from (he graphs. this control scheme is capable of
producing nearly sinusoidal input current waveform.
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Figure 2.9 : Per-unit source current and source vollage waveforms
(l= 1.5mH. C = 470J.LF • F, =100kHz)
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Figure 1.10 : Per unit source current and sourr::e; voltage waveforms
(L =S.SmH. C = IOOO1JF. F, = 5kHz)
"The: IOuI harmonic distortion (THO) for fig 2.9 is calculated 10 be 4t:il. The
performance characteristics ( fig 2.1 ( and 2.12) show thai the peak [0 peak ripple of (he
boost inductor current decreases with increase in the value of the boost inductor for a
fixed output capacitor and switching frequency of tookHz and 5kHz respectivdy.
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Figure 2.11 : Per unit source current and source voltage waveforms
(L =SmH. C=470pF . F. = 100kHz)
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Figure 2.12 : Per unit source current and source voltage waveforms
(L= IOmH,e= IOOO}JF. F, =5k.Hz)
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Figure :!.13 shows the per-unit output vollage ripple waveform. The: peak-lo-pcJk nppt.:
on the: output vOltage is found to be !A% as assumed in the design eXJ.mple. Figures 2.1~
O1nd 2.15 show J plot of the total harmonic distortion (THO) of the source current wilh
rc::;pcct to varying boo:;t induclor value and :;witching frequency rc:speclively.
Figure 2.13 ; Per-unit OUtput yoltage waycfonll
(L = I.5mH. C =470pF , F, =100kHz)
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Figure 2.14 THD of the source current versus varying boost inductor
(C=470JJF. F,:= 100kHz)
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Figure 2.15 : THO of the source current versus varying swilching frequency
(L:: 1.5 mH. C:470)ff)
II can be seen that at cOMlant swilch.ing frequency Ihe THO decreases for
incttasing vajues of the boosr inductor. Increasing values of boost inductor decreases the
instantaneous input current value which in tum decrease the THO. 11 CUI be seen from fig.
2.15 thaI for a given boosl inducror. the THO deerc:ases with increasing switching
frequenq·. The tum ON rime of the boost switch decreases with the increasing switching
frequ~ncy whichde1:reases Ihe THO of the input current. Figure 2.16 shows Ihe harmonic
component of th~ input current (per-unit) with respect to lhe order of lh~ harmonics.
°OLl-~L~_~--8~-''--O--1~2-~--"''--'~8-~20
Harmonrcord.r
Figure 2.16 : Per·unit hannonic component of the source current versus harmonic ord~r
(L= I.5mH. C = 470,uF, F. = IOO!:.Hz)
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Figure 2.17 and 2.18 show the average power loss across the boost switch with
respect to varying boost inductor value and switching frequency respectively.
Approximmc avcr.:tge power loss is found to be 8.31W from tig 2.17 (for L=1.5mH). It
com be secn that at constant switching frequency the average power loss decreases wilh
increasing values of the boost inductor.
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Figure 2.17: Power loss across the boost switch versus varying boost inductor
(C=470 J1F, F,,,,IOOkHz)
"For a given boost in~uctor value the aver.1ge power [ass incre~ with increasing
switching frequency. Figure 2.18 validates the equations 2.61 and 2.62. where it shows
that the average power loss is proponional to the switching frequency.
40 SO 60 70 60
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Figure 2.18: Power loss across the boost switch versus varying switching frequency
(L=1.5mH. C=47Q p.F )
"The main disadvantage of constant frequency continuous current control (CFCC)
method is that tbere is no continuous finite value of current through and voltage across the
boost switch at every switching instant. Hence. the boost switch is subjected to
continuous power losses. The discontinuous current conr.rol can be implemented to
minimize the continuous power losses in the switch.
2.2 CONSTANT FREQUENCY DISCONTINUOUS
CURRENT CONTROL
The constant frequency discontinuous current conltol scheme gives a discontinuous boost
induclOr current at a fixed switching frequency. The inductor current is allowed to
decrease [0 zero at the end of the OFF interval, resulting in a discontinuous inductor
current. In this scheme, Ihc dUly c:lIie is fixed for a gi\"C~n output \'ollage :l.nd the boosl
switch is oper.ucd ;It constant frequency.
This type of current control method is also used in rectifier convener circuits 10
achieve a constant DC output \'ohage and nearly unity power factor at the inpul. The
drawback o( the constant frequency continuous current control scheme. i.e. the
continuous power loss of the: boost swilCh, can be minimized by Ihis type of control
scheme.
Fig 2.19 shows Ihe constant frequency, discontinuous current conrrol scheme. The
actual DC output ~'oltage is first compared with a reference through an error amplifier.
The outpUt o( the error amplifier provides the reference current for the inductor current.
The comparator (EA) compa.res the: actual inductor current with the: reference current.
The OOlPUI of lhe compar.lIor is fed to a conU"OI block. P. which perfonns the function of
3 look-up table. giving the appropriate duty cycle which corrcspond~ to the desired
minimum OUlput capacitor vOltage. The look-up table has a set of duty ratios (0).
p~progr.unmedfor varying OUtpUI vohage of the error amplifier.
To.when
Aa1.uJinduetorCUtTClI
Lo--<dJ
y·l~
DutyRitio
c,
"
..
R,
Figure 2.19: Control circuit of the CFDC control scheme
"2.2.1 MODELLING AND ANALYSIS OF THE CONTROL SCHEME
This section presents the modelling and analysis of the CFDC control scheme during lhe
ON/OFF time of the boost switch ($). Tbe peak current "alue: during each ON interval is
proponionaI to the average Y:lloe of the input \Coltage during the same ON interval. Since
the <Iveragc: value of the inpul vollage varies sinusoich1ly. the peak value of the input
cumn. peak also varies sinusoidally. In the analysis of the: contlol scheme. the
resistances associated with the boost inductor and the output capacitor are neglected.
2.2.1.1 THE ON STATE
During the ON lime of lhe boost switch (5) the inpul current (iL ) rises at the roue
determined by the source \'ollage (v,) and the boost inductor (L). Figure 2.20(01) sh(lws
the equi"alent circuil when the boost switch is ON. The induclOf current during this
period ( 10 '5. t S 11) is given by,
~Sin(CIX)=L~
On wiving equation 2.65 for i, and SUbSllluting the initial conditions, i, (lrXo) = 0
where
10 is lhe inslant at which the boost switch is turned ON
I, is the inStanl at which the boost switch is lurned OFF
(1.65)
(2.66)
v: is lhe amplitude of the input Yollage
The moSt critical point of the design is when the switching occurs at Il\e peak
input vOltage. Under this condilion Ihe curren! lhrough the boost switch increases 10 its
maximum al the end of /,. Also under lhis condition the time required for the induclor
currenl to faJllo zero is maximum.
Figure 2.20<a); EquivaJenl circuit during [he ON Stale
Substiluting Clro == 90" and (J)l == (90'" + C1X) in equation 2.66. yields
v
il.(lIJf)== m:. sin(ClX) (2.67)
Nonnally the ON time period (I,) is sm:all in comparison with (he inpul voltage
time period. For small \'alues of fa. equation 2.67 leduces to
63
(2.68)
At time: (, the inductor current teaches its maximum v:L1ue and the boost switch is IUmed
OFF.
The output de vOlt;lge depends on the average inductor current. which in lum
depends on the AC input Yohage and the value of the boosl induclOr. The desired output
voltage can be maintained constant by varying the dUly ratio and keeping the switching
frequency constant. However, the frequency of the boost switch is il function of the AC
input VOltage and output DC voltage.
2.2.1.2 THE OFF STATE
During the period when the boost switch ($) is OFF the current through the induclor
decre:ase5 at a roue proportional to the difference between the output \'oltage and the input
VOltage. B35Cd on the DC \'oltage gain of the boost converter, the rttlifier input phase
vohage (v.) is given by
V·(t'I.I')=I~Dl"(Clr)
Figure 2.10(b) shows the equivalent circuit when the boost switch is OFF.
(2.69)
.1 'I1_1'
Figure 2.20(b): Equiv31cnl circulI showing II. during the OFF state
During the OFF period (1, .$ I S /: ). the following equation represents Ihe current through
the induclor.
Solving equation 2.70 and substituting the initial condition it (C:X~,. = i, (ClK,) gives
For operation at the peak of the input \·ollage. equ.uion 2.71 can be written as
CUO)
(2.71)
v Vit(lU')=~sin(c:.r)-....!..(I-/,)
CJL L
For small values of fJJl. equal ion 2.72 reduces to
(1.72)
(2.73)
"At 1=:'). the inductor current goes to zero, and substin.ating this condition into equation
2.73 yields
(2.74)
From equation 2.74 the duty ratio, 0 for a constant DC power output at the peak input
voltage can be obtained from the following equation
(2.75)
For a gi~n DC power output and input voltage. the boost inductor CUlT'ent can also be
determined. Knowing the duty ratio. boost inductor cl1IUnL input voltage and boost
inductor value the ON time period can be obtained from equation 2.68 as
{_=/I ::iL(~I).L
The OFF time period can then be expressed as
The switching frequency is then calculated as
(2.76)
(2.77)
Figure 2.21 shows the theoretical input current waveform of the discontinuous CWTent
scheme.
,.
Figure 2.21: Theoretical input CUrT"enl w:n-eform of the CFDC conlrol scheme
2.2.2 DES£GN EXAMPLE
To ensure i1 fair comparison between the const:ml frequency continuous current (CFCC)
and the constant frequency discontinuous cumn! (CFDC) contfol methods, the source
VOltage. frequency of operation of the boost switch. output power and output \ooltagc:
values used in the CFCC scheme: an: employed for the CFDC scheme. In the CFDC
scheme. the dUly ralia is maintained constant and the general procedure for finding the
boost inductor value is as follows.
To delermine the value of the boost inductor. the desired maximum (peak)
average input current is firs! calculated. The desired fundamental peak ",vern.!:e input
I.. (max) at the maximum line voltage ( i.e. 240 V_ ) is obtained :u
I ( ) - p, ..fi - 400 .J' -") ~6A
., max - ~.(nns)' - -~. - - _.J
"
(2.79)
To maintain the fundamental peak average curren!. t.. (max) of 2.36A at the line voltage
of 240 V (rms), the maximum value of the instantaneous input curren! (i~) tlowing
through the boosl inductor is appro.~imated to ~ 3.3-L-\ (i.e J2 ~ 2.36). The supply
volt3.ge \', is assumed co be conStant over one switching cycle. The approximate duty
ralio at the peak source voltage is calcul:Hed from equation 2.75 to be 0.1 (with
v, =3S0V and l~ = 240".fi V).
At the end of the ON period. th<,,:: inductor current is given by
(2.80)
For a switching frequency of 100 kHz. and duty ratio MO.1. the boost inductor value is
obtained from equation 2.80 as
v V _ 240./2·0.1-10u
L=-'-, =-.-'-"'D"'Ts - • =O.IOIIllH (2.81)
iL(wr) - 't(Ctlt) 3.34
From the above design procedure the value of the boOSI inductor is chosen to be 0.1 mHo
The value of the OUlput capacitor is obtained from the procedure outlined in section 2.1.4
Assuming the peak.to·peak ripple VOltage of the capacitor to be L.2%, i.e. a voltage of
magnitude 4.56V is expected over the steady DC output VOltage of 380V, the OUipul
capacilor is calculated to be 410 f.1F. A conservalive value of 470 pE for the output
capacitor is chosen for the simulation of the circuit.
"2.2.3 SL"'IULATlON OF THE PFC CIRCUIT FOR THE
DISCONTINUOUS CURRENT MODE CONTROL
.~ in the CFCC control scheme. the CFDC control scheme is simul'lled for twO values of
switChing frequency (100KHz and 5KHz). The waveforms for the 5KHz opcr.uion Me
given to show the details of the operation of the circuit. The procedure: outlined in the
previous ~tion is u:>cd to delc:m\ine the circuit p:u:ltnctc:rs :n the tWO frequencies. which
areas follows.
Line VOltage. V,"" 24QV(rllls)
Line frequency, f; =60Hz
Output Vohage. v_ = 3S0V(dc)
Output power. P_ =400W
Switching frequency. F, = 100kHz
Boost inductor. L =0.1 mH
Output capacilOf. C =470pF
Per-unit values
I p.u VOltage = 240V
I p.u power = 400W
400
1 p.u current =240 =1.67 A
Line voltage, V, = IOOV(rllls)
Line: frequency, j, =60Hz
Output Voltage, V_ = 200V(dc)
Output po"'cr. P_ = I60W
SwitChing frequency. F, = 5kHz
Boost inductor. L =2.2mH
QUlpul capacitor. C = IOOO/JF
I p.u VOltage =IOOV
I p.u power = I60W
160
I p.u current =100 =1.6 A
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2.2.3.1 SIMULAnON PROCEDURE
The floll. chan of [he complete simula[ion procedure oi the CFDC control is shown in fig;
2.22. MATLAB is used 10 simula!e {be design eqUi1tions.
Ilm,;oa,,,;.;,,m.m .••, I
Ilm~",.v.,v ~.v •• r::OU"IU
Figure 2.22 : Row chart of the eFDe control scheme showing the simulation procedure
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2.2.3.2 SIMULATION RESULTS
Figures 2.23 and 2.24 show the source current and SOIJrcc voltage in per unit at 100KHz
and 5KHz. This control scheme is also capable of producing nearly sinusoidal input
CUrTent wavc(onn.
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Figure 2.13 : Per-unit source current and source voltage: waveforms
(L =O.lmH, C = 470j.lF. F, = tOOkHz)
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Figure 1.24 : Per unit source current and source vortage waveforms
(L= 2.1mH. C = IOOOttF. F, = 5kHz)
The tOI::11 h;:.rmonic distortion (THO) of Ihe iOt!rce current for fig 2.2j IS
c::11cul:lIed 10 be 5.1 "C and the pe::1k-to-pe:lk output voh::1ge ripple for fig ~.~5 is four.d to
b.e 1.7%. Figure 2.::5 ihows (he per-unil output \·olt::1ge ripple of the CFDC control
scheme. Figure :!_26 ;md :!.27 show the plolS of the tOlal harmonic distortion (THO) of
the input current wi:h rcs~C[ to v::1rying bOOSl inductor ":Ilue :md switching frcquene~'
resp<.:ctivdy.
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Figure :!.:!5 : Per-unit OUiput VOltage w;Jveform
I L=O.lmH.C=470jJF. F. = 100kHz)
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Figure 2.26 THO of the input current versus varying boosl inductor
(C = 470,uF. F. = 100kHz)
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Figure 2.27: THD of the input cumnt versus varying switching frequency
(L >:: O.1mH. C :470pF)
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It can be see:n Ihal Jt constant switching irequency Ihe THO decreJscs ior
lllcre:L~ing. values of the: boost inductor. For J given boos! inductor. the: THO de:crcases
with increasing switching frequency. Higher values of boost inductor Jnd switching
frequc:ncy decreJ..'iC the inst<lntJncous vJlue of the input current Jnd the tum ON litne
respccti\·e:ly. which dc:creasc the: tOlal harmonic distortion. Figure 2.18 shows the
h;lrmonic componenl or" Ihe input current (per-unin with respect to the order of the:
h<lrmonies. Th.: spo..~trull1 n:v.:als Ihat highcr urder hamlOnics arc present in (he input
current. These harmonics ecrur Jt muhiph::s oithc switching frequency.
::UJ~··~~.
o 2 8 10 12
Humanlc:order
Figure 1.~8; Per-unit harmonic component of the inpul currenl versus harmonic order
(L=O.lmH.C=-i70.uF. F, = 100kHz)
Figurt: .:!.29 and .:!.30 show the a\·erage power loss across the boost SWIlch with
respect to varying boost inductor value and switching frequency respectively. It can ~
seen from fig 2.29 Ihat the average power loss is approx.imatel~· 6.Oo.nv {for L=O.lmHI.
At constant switching frequency the J.\·erJ.ge power loss decre,a....es with incre:1.sing values
or {he boost induclor. Figurc :UO shows that for J. given boost inductor value the :In:rag...
power loss increases with incrc3.~ing switChing frequency.
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Figure 2.29: Power loss J.cros!'i the boost !'iwitch versus varying boo~t inductor
(C=47Q /iF. F";=IOOkHz)
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Figure 2.30: Power IOS5 across me boost switch versus ~'arying switching frequency
( L=O.I mH. C=470 pF )
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2.3 SUMMARY
The simulation results confirm the operalion of the control schemes. The simulated input
current w~'\"eforms match the predicted theoretical waveforms for both control methods.
The boost inductor and ompul capacitor values are designed for the same circuil
conditions (input voltage. output VOltage and output po......erl.
The design examples show that for the same operating conditions. the boost
induclor required for the Constant Frequency Discontinuous Curren! (CFDC) scheme is
smaller comp~ to the induclOr in the Conslant Frequency Continuous Cumot (CFCC)
scheme. Com~ng the harmonic spec:u<1 of the CFCC and CFDC coolrol methods it can
be seen that the CFDC coolrol generates higher orckr harmonics in the input current
waveform and hence the lotal harmonic distortion (THD) is also higher. Keeping the
boost inductor value constant for both the control schemes. simulation results show that
THO lends to decrease wilh increasing Switching frequency. Although Ihe THDs are
within eSlablished standards, additional filtering of lhe input currenl harmonics can be
achieved Wilh an input low pass filter.
The :najor drawback of the CFCC control is the continuous power loss of the
boost switch, as the current through the boost inductor never goes !o zero except at the
zero crossings of the input voltage. This drawback is overcome in the CFDC control
scheme where the inductor current is forced 10 go to zero at the end o(the OFF interval of
the boost switch. Simulation results show that the average power loss across the boost
switch for the CFCC scheme is higher than that of the eFOC scheme. The average power
loss tends 10 detteasc: with increasing boost inductor v;llue_ An incre3Se in the boost
inductor ....alue at fixed switching frequency, ~re~es the instantaneous value of the
input current. However, increasing the switching frequency at fixed boost inductor \-alue,
increases the i1verage power loss.
Although the power loss in the boost switch is minimized in the CFDC scheme
there is a high current stress associaled with lhe boost switch ;11 lhe peak inpul vollage.
The high currenl stresses and the high d};;;, of the input current implies ,hal a subslantial
size of EMf filter is required for the CFDC control scheme.
The conlrQl circuit of CFCC has three feedback loops in lhe outer voltage conlrol
loop and so requires additional circuitry for synchronization. In contrasl. the CFDC
conlrol scheme requires only one feedback loop in th.: control circuitry and il does not
require a synchronization logic.
Based on the characteristics presenled in this chapler, the power factor com:Clion
circuit with the CFDC conlrol scheme is likely to be smaller in size, efficienl and less
costly_
"Chapter 3
VARIABLE FREQUENCY CONTROL SCHEME
INTRODUCTION
So far, this thesis has dealt with the modelling 3.nd :LI\alysis of conSt;!,nl frequency current
control methods. However. the ON/OFF sequence of the boost switch can also be
operated in v3riable frequency mode. The constant frequency control scheme, such as the
CFCC control uses complex control logic circuitry 10 control the lOl3l hiU'TT1onic distortion
of the input current waveform. The control circuit complexity can be minimized by using
variable frequency conreal method. This chapter deals wil..h the modelling, analysis and
simulation of (he variable CU!'Knt hyslcresis control (VCHC) scheme used in power factor
correction circuits. The modelling and analysis has been done using equivalent circuit
representation oflhe various states of the boost switch. Analytical clCpressions describing
the booSI induclOr current and output voltage in steady Slate operation are then
formulated from the equivalent circuits. These equations are simulated using MATLAB
[36] to obtain the performance characteristics of the conuol scheme.
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3.1 THE VARIABLE CURRENT HYSTERESIS CONTROL
SCHEME FOR PFC CIRCUITS
This control scheme gives a continuous boost induClor current at a vari3ble switching
frequency. [n this scheme (27) thc boost inductor current magnitude is vilried between an
upper and lower boundary limits around the inductor currenL The duty ratio of the boost
switch is determined by comparing thc: actual inductor CUITCrH between the (Wo boundary
limitS. namely,,, and I .. ' with 3 h~[eresis comparator. The~ current limits are in phase
with the source VOltage. Here, the induclor current is compared with the control sign:ll (in
case of voltage-regulated conveners. this is Ihc amplified vollage-crror signal. \'d) and
Ihc decision-making hysteresis block turns OFF Ihc booSl switch when the increasing
inductor current reaches Ihe upper boundilry limit ({I,/). The boost SWitch IS turned ON
when the inductor current re3ches the lower boundary limit I",. In this way the line
curren! is confined between two sinusoidal current limits. The peak difference between
the upper and lower current limits is referred to as the hysteresis b3.lld o. Figure 3.1
shows the control circuit diagram of the variable current hysteresis control method.
Hyncrcsis Blod::
R.
Figure 3. [: Control circuil of the VCHC scheme
3.2 MODELLING AND ANALYSIS OF THE PFC
CIRCUIT UNDER VCHC CONTROL
This section shows the modelling and analysis of the: PFC under VCHC control scheme
during the ON/OFF time of the boost switch (5). When Ihe boost inductor currenl
magnilUde falls to the lower boundary the boost switch is turned ON and it remains ON
till the inductor current reaches the upper limit, when the switch is turned OFF. The twO
limiting currents (upper and lower) are given by
where
ill '" I~.N sinllJ' and iN = I ..... sinllJ' (3.1)
l~,.. - I ..... • 6= peak difference
The line current i< is conlined between l~_ and I .. a.nd centered a.t the reierence currenl
i..,.l...-sin~
which has an ampJilUde
3.2.1 THE ON STATE
(3.41
During the ON state of Ihe switch Ihe power circuil reduces 10 a suies nelwort: a$ sho\\·n
in fig 3.2.
Figure 3.2 . ON state equivalent circuit
"Neglecting the stray resistances of the boost induclor and the Output capacitor vohage:. (he:
equations which describe the circuit are given by
(3.5)
(3.6)
where
is [he instantaneous inductor CUl'Tent
". is the inslanlaneous supply VOltage
v< is the insulntaneOU5 capacitor voltage
Ro is the load resistance
For a smi11l time: increment l:il, Iht: inducIor currenl j~. C:lpaCilOr VOltage v, and the
supply voltage. v. may be assumM constant and arc represented as tv v, and ~
respectively. (ntcgr:uing equ:lIions 3.5 and 3.6 o\"er the time increment i}l yields
(3.7)
(3.8)
From equations 3.7 and 3.8 [he inductor current and the output capacitor voltage at the
end of 6/ can be obtained. The time at the end oflhe ON Stale is to.~'
"3.2.2 THE OFF STATE
The switch is wmed OFF when the induclor currenl reaches Ihe up~r limit of Ihe
h)'Sceresis band. The equi\"alent circuit during this st:J.te is shown in fig 3.3.
I
nULO'd
!
Figure 3.3 : OFF state: equi\'alent circuit
The governing equations during Ihis lime: are
L:t,-=\., -", (3.9)
(3.10)
The induclor current and the capacitor voltage can be detennined from the
equations 3.9 and 3.10 for a small intCriai of time (tu). The currenl thus oblained from
equation 3,9 is then compared with the lower limit of the hysteresis band. The switch
remains OFF as long as the induclorcurn:nt is more than the lower boundary limit.
The lime at the end afIhis Stale is the OFF time, (<#" The switching frequency can
be calculated from the ON and OFF times as
F.;_I-
'- ""0<
(3.111
Figure 3A shows the theoretical input current waveform of the VCHC control
scheme. The disadvantage of the hysteresis control is thaI it operates at variable ~witchin£:
frequency (F,). Near the zero crossing of the input voltage the ON time (f.~ ) and the
OFF time (,,~ ) are very low and so the switching frequency (eqn 3.11) /)(:come5 ~'ery
high. thus some means must be provided in the control circuit to limit the switching
frequency near the voltage zero crossings.
Figure 3.4: Theoretical input current waveform of the VCHC control scheme
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3.3 DESIGN EXAMPLE
For a given peak difference current (8) of the boost inductor. if the supply voltage I', is
assumed EO be constant over one switching cycle, the ON time (1_) and OFF lime (l"lf )
at the peak of the source voltage are obtained as
I;;!::!...
'.. V..
L.8
t.'f1 = vd-v..
The switching time (T, ) is given by
Substituting the ON and OFF limes in equation (3.14) gives
L= V;'(Vo-V;l
F,.SY.
(3.12)
(3.13)
(3.14)
(J.15)
The switching Frequency, F. is not constant over one cycle of operation. Equation 3.15
shows that for a fixed Output VOltage. given source voltage and specified peak difference
current. 8 . thc largest value of L occurs when the: switching frequency is minimum. The
instantaneous switChing frequency is minimum at the peak of the input vallage.
Assuming a minimum instantaneous switching frequency of 17KHz at the peak input
VOltage and a peak difference boost inductor current of 1.4 amp. equation 3.15 gives the
maximum inductance as
L 240,fi * (380-240J2) _ l.j:: mH
(7"'IO}·IA'"380
8S
(3.16)
From the above design procedure [he value of the boost inductor is chosen to be 1.5mH.
To obtain the value of the output capacitor the design procedure oudined in section 2.1.5
is used. The corresponding values for equations 2.48. 2.49 and 2.55 are oblJined by
assuming an average switChing frequency, F, of 100kHz
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3.4 SIMULAnON OF THE PFC CIRCUIT FOR THE
VARIABLE CURRENT HYSTERESIS CONTROL
Two values of (he peak difference 5. wh.ich rcsulr in 3.~·Cl"3.!C Switching frequencies of
100kHz and 5kHz J.re u~d in order to provide results :md characlcrislic$ (h3.1 c:1o be
compared with Ihe constant frequency schemes. The circuit p3ramelers chosen Me :lS
follows.
Line voltage =24QV(rms)
Line frequency = 60Hz
OulpUI Voltage = 3S0V(dc)
OUIPUI power =400W
Peakdifference.6= IAA
BooSI inducloe = 1.5mH
OuIPUl capacitor = 470jU
1 p.ll voltage =24QV
I p.ll power = 4()()W
400
I p.ll current = 240 = 1.67 A
Per-unit values
Line voltage = lOOV(rms)
Line frequency =60Hz
QmpUI VoJt3.ge = 1QOV(dc)
Output power = I60W
Peak difference, (): 3A
Boost inductor = 5.5mH
Output c3pacitor = IOOOpF
I p.ll voltage ::IOOV
I p.ll power = I60W
160
I p.ll current = !DO = 1.6 A
3A.l SIMl!LATION PROCEDURE
The 'low chan of Ihe completc simulation procedure or the VCHC control is 81\"cn in fig
3.5. ~IATLAB is used to simulate the design equ;.Llions.
~
I ,---,
-It <-", Find :,....".,....
FalSe
Figure 3.5 : Flow ch;tn or tho.: VCHC control scheme showing lhe simulOl(iUlI pruccdun:
"3.4.2 SIMULATION RESULTS
Figures 3.6 and 3.7 show the per unit source current and source voltage for twO diife~nt
values of boost inductor and 5 respectively.
f~E=S :: I
o 0.002 0.004 0.006 0.008 0.01 0.012 0.014 0.016 0.018
TIme In 'seconds
'~I~1 . ".j:t=5V
-,
o 0.002 0.004 0.006 0.008 0.01 0.012 0.01.4 0.016 0.018
Time In second.
Figure 3.6 : Per-unit source current and source voltage wavefonns
(L: 1.5mH. C =470jLF .5 =IAA)
'~jli~
a 0.002 0.004 0.006 0.008 0.01 0.012 0.014 0.016 0.018
Time in seconds
'~1~ ' ::.::.9:: 1 . . . . . . . .. . : .. , .. - ~ -- , - ! : : .. ,f:~
o 0.002 0.004 0.006 0.008 0.01 0.012 0.014 0.016 0.016
Time in seconds
Figure 3.7 : Per-unit source current and source voltage Wilve(orms
(L=5.5mH.C= 1000".-. S.3A)
As seen from the graphs. this conlrol scheme is c:lpab!e of producing ne:lrl~' sinusoid:!.!
input current waveform. The Total H.umonic Distortion of the source current for fig. 3.6
is calculaled as 2%. Fig 3.8 shows the outpuC vollage ripple. The peak-la-peak ripple on
TI
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Figure ].8: Per unic outpuC voltage waveform
(L = L5mH. C = 470pF .0 = 1.4 A)
can tK ~en thai the instantaneous switching frequency is "ery high :11 (he pain! of zero
crossing of the input voltage. The average switching frequency has be-en calculated 10 tK
99.[ 1kHz wilh a peak inslanlaneous value al zero crossing of ~9S.7kH:z. . Figure 3.10
shows lh~ harmonic compon"'n! of the inpul current (per-unil) Wilh respecllo the order of
the harmonics.
450
50
O'OL--0=-.00":-"-2---'0=-.O~0'-"'0~.00"'6-"-O.~00-8--0.~0-' -~"--0~.0~14--0~.0~16--'0.018
Time in seconds
Figure 3.9 : Instantaneous switChing frequency over one cycle of operalion
(L::< I.5ntH.C:::470pF. 0 ::lAA)
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Figure: 3.10 : Per-unit harmonic component of the input current versus harmonic order
(L= I.5mH,C=470j.LF, 5 =:J.4A)
Figure 3.11 .hows .he frequency spectrum of the input curren.. The figure ~hows
{hal the variable current hysteresis control produces evenly distributed frequ.:ncy
components in (he inpUl current.
J
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1
Fn:qucncy
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110's..
Figure 3.1 I: Frequency spectrum of the input currcnt
(L = I.5mH.C=4701JF. <5 "" IAA)
Keeping the boost induclor :md OUlpUl capadlOr ~'alue conStant. the "ariallon of
lhe pc:lk lnSl:lnl:lnOOuS switching frequency and ave(;lge ~witching frequency ~'ersu:> lhe
pe:ak difference (<5) are shown in fig 3.12 and 3.13 respecli,·ely. It i~ seen thai IxHh Iho::
pc:lk inst:antaneous Swilching frequency and the average switching frequenc~' o\'er one
cycle of operation incrca.~c wilh do::crea~ing S. The lurn ON and OFF timo::s of lho:: boost
~wilCh decrease wilh d..;cre;l~ing J :l.nd ho::nco:: lh~ peak inst:l.nlam::ous and JscrJg..::
Swilchingrrequenq·im:n::Jso::s.
SOOr--"",-~--~-~--r---.--~--~--,
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Figure 3.12 ; Peak inSlanlaneQuS ~wilching frequency of the boosl switch vel:'iUS <5
(L= l.5mH.C=-nOpFl
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Figure 3.13: Average switching frequency oflhe boost switch versus"
{L= L5mH.C=470~Fl
Figure 3.1.l. and 3.15 show the 3Ver.lge power loss acTOn th~ boost SWItch with
respect to \'arying boos! induclor v3lue 3f1d peak difference Cd}. Th-e .1\·er.lge power loss
is found to be S.llW with L::1.5mH 3nd o=IAA. It can be seen tlul: 3t constant pe3k
difference the average power loss decreases with increasing values of the boost induclor.
Increasing the boost inductor \'alue 3! constant hysteresis b3nd reduces ttl<: inSt3nlaneOUS
value of the inpul cucren! and decreases the average po"'er loss. For a given boost
inductor value the average power loss increases with decreasing peak difference.
':f
~7.5r
F~£_1rl[4.5,3.5L, -~-~-~--5~-·'-~-~--~--'
BoOS! Induetor (mH)
Figure 3.14: Power loss across the boost swilCh versus varying boost inductor
(C=470 pF, S = I.4A)
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Figure 3.15: Power loss KroSS the: boost swiech versus varying ~ak difference
( L= 1.5mH. C=470 Iff )
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3.5 SUMMARY
The simulation results show thai the inductor current is confined within the (wo boundary
limits and is capable of producing nearly sinusoidal input current waveform. The
simulated waveforms of the input current closely resemble the predicted theoretical
waveforms for the variable current hysteresis control (VCHC) method.
The simulation results show that the peak instantaneous switching frequency
increases with decreasing hysteresis band. The ON and OFF times of the boost switch
decrease with increasing hysteresis band which in tum increase the peak switChing
frequency. It is seen that lhe average power loss :lerass the boost switch. ;'It fi.'l:ed
hysteresis band decreases with increasing values of boost inductor value. However, the
average power loss increases with decrease of hysteresis band at constant boost inductor
value
The frequency spectrum shows thac Ihe variable current hysteresis control
produces evenly distributed frequency components in the input current. thus. making the
design of EMI filter very difficult. The control circuit design is simpler and easy to
install. However, it is seen that the instantaneous switChing frequency is very high at the
zero crossing of the input voltage, higher than the average switching frequency. which is
a serious limitation of the variable current hysteresis control scheme.
IO~
Chapter 4
ZERO-CURRENT ZERO-VOLTAGE SWITCHING
SCHEME
INTRODUCTION
The conSlant frequency discontinuous currenl (CFDC) control method. do=scribcd in
chapter 2 has :t major dra .....back in tenns of the S..... ilching suess and po.....er loss. In ordo=r
lO reduce lhe switching Stress and power loss. the zero-current, zero-voltage switChing
(ZCS-ZVS) schemes have ~en proposed. This chapter deals with the analysis, modelling
and simulation results of the ZCS-ZVS scheme. Operational characteristics such as 101011
hannonic distonion (THO) and switch power dissipation and input current waveforms are
discussed. As this scheme is an improvement over the CFDC control, this chapler
provides a comparison ~tween CFDC control scheme and ZCS-ZVS scheme in terms of
total hannonic distonion (THO) and switch power dissipation. The conuol circuit for lhe
ZCS-ZVS scheme: are also described in this chapter.
IO}
4.1 THE ZERO-CURRENT, ZERO VOLTAGE CONTROL
SCHEME FOR PFC CIRCUIT
It is ~n irom the CFOC conuol sc~me that the inductor currenl is forced 10 go to zero
al the end of the OFF period of the boost switch. The boost switch !Urns ON :u zero
current resulting in zero currenl switching. Therefore switching loss c3uscd by O~
switching is low. However. the switch is switched OFF at the m;uimum current and a
cenain le\"el of voltage which causes a large current stress and high power loss in the
switching device" In order to minimize the switching power [ass. the power factor circuil
(PFC) is modified as shown in Fig 4. L
-,
-.
to.d
Figure 4.1: Power factor correction circuit with zero voltage switching scheme
,...
Basically, the zero volt;!!:c swilching CircUli is J. snubbt:r circuit which is assumed
(0 be lossless in this chapter. The commulating capacitor C, is inserted In Ihe main PFC
circuit so as [0 realise ZVS at (urn OFF o~ra(ionof the switChing device 5, and S!. The
current flowing through the boost induclor (L) is controlled to be discontinuous. Hence.
soft switching is achieved in the main power factor correction circuit.
4.2 MODELLING AND ANALYSIS OF THE PFC
CIRCUIT UNDER ZCS - ZVS CONTROL
lniti3Jly. the current flowing through the boost inductor (L) is assumed to be zero. 5, and
S: are OFF and C. is charged 10 Ihe DC output volt:!ge (V.). The swilching frequency is
normally very high 50 that the supply voltage is assumed to be conslant during Ihc
switching cycle.
4.2.1 ON STATE OF S, AND 5:
Two modes ofopcralion result from turning on SI and 5:. The equiva.lentcircuilS for the
twO modes are shown in fig 4.2.
Model
Mode I begins by turning ON both 51 and 5: al the S<l.me time. Since Ihe volUlge
across the commutating c<l.pacilor is the same as the output voltage, no charging current
flows through the switches ( 5, and 5:).
,~.
, iIRo ! Load
I I
-,-
L
n·'r
(b)
1-·--'
.~ I
r
IO~
Figure 4.2: Equivalent circuits of the ZCS-ZVS PFC circuit ON stale
(a) Mode I (b) Mode 2
106
During the interval when [he switches arc ON. lh~ sum of the input \'oltagc: and
the capacitor (C.> VOltage is applied to the boost induClor (l). The capxitOf starts
discharging through L.
The vohage :lCross C. is given by
(4.1)
where:
v.. is the inSlamaneous rectified supply voltage:
Vt is the insrantaneous \'oltage across the boost induclor
vc, is the instantaneouS VOltage across the commut3ling capacitor
Assuming that Ihc: input vohage magnitude: rem3ins constant during the modes of
operation. the voltage .:lcroSS C, can be expressed as
V c• ",,(V•• +V~)CO$W,f-V ••
and the boost inductor current is obtained as
it = V";.V"Sinf.JJ,r
where
(4.2)
(4.3)
I
"'.= Fc. and (4.4)
This mode ends at I = f,. when lie, = O. The (ime, I, is obtained from equation 4.2 as
and the inductor cu~nl 301 the end of the: mode is obtained (rom equation 4.3 as
(4.5)
'"
("'.6)
Mode :2 begins when the voltage across C, is zero. At this point (he diodes 0 1
and D: Start to conduct and the DC current flows in twO pathS through S, - 0: and
5: - D,. As a result oflhe short circuit across the bridge rectifier. the current in the boost
inductor (L) incre.1Ses. Since 1'.. is assumed constant the current increilSc linearly.1S
(4.7)
where
r~I is the final value: of the boost induclOr current at the end of Mode 1
Mode :2 ends at the time, l: given br
(4.8)
and the inductor current at the end of Ihis mode is given by
(4.9)
4.2.2 OFF STATE OF s, AND s,
Three modes of operation result from turning OFF 5, and S:. The equivalent circuits for
the: three modes are shown in fig 4.3.
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Figure 4.3: Equivalent circuits of the ZCS-ZVS PFC circuit OFF state
(a) Mode) (b) Mode 4 (el Mode 5
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Mode 3 begins by turning OFF 5, and S:. In this mode [he input current flows
through L- D, - C. - D:. L ilnd C, resonate andC, is charged. Since: the capacitor W:lS
fully discharged [0 zero at the end of Mode 2, switching OFF of S, and S: resullS in
zero \'ohage switching (ZVS). The capacilor voltage (vc.) and the induc[Qr current. it
:lre given by
I'C. = V.. + X,l. sin(w,( + 9l
it = I, cos(w,f+B)
where
I. is defined as
the phase angle.9 is gi\'cn by
a=Si,"[__V. I~VV'; +/c-c:
and I L~ is the inductor current at the end of Mode 2 (equation 4.9)
(-:LIO)
(4.11)
(.4.12)
(4.13)
Mode 3 ends when vc, = V._ Rearranging equation 4.10 the time, (j when mode J ends is
solved as
rJ = -!.. J'Sin-'( V" - v'" )1- elw,l X.,I. (4.14)
Substituting the value of X, and I. (from equation 4.(2) in equation 4.14 [he time
duration is solved using MAPLE and given by
(-I.15)
The inductor current at the end of the Mode 3 can be found from the following equation
(4.16)
Mode -I begins when {he voltage across C, is equal to the output voltage (v.,). The DC
current which was flowing through C, then flows through the 10ild. Since the output
voltage is greater than the input VOltage the DC current is decreased 10 zero at the end of
Mode 4. The boost inductor (l) current for Mode 4 is given by
(4.17)
Mode 4 ends when iL• =0. From equation 4.17. the time r, when mode.$ ends is
obtained as
L
(. =v. -V.. It) (4.18)
Mode 5 iJegins .....hen iL::=O and ends when S, and S: are turned 0:'\ at thl:: s:lm~ lIme.
At ttl(: end of Mode 5 the commutating capacitor C, is charg.:d to the OUltlut \'oluge \/~.
and Mode: I begins once again for the: next switching cycle:.
The: the:oretical waveforms of the booSI inductor current and voltage across the:
commula,ing capacitor for v3riou$ modes arc: shown in fig ~.~
so~'
v.
r----,.
-
,
-
,
Figure 4.4 : Theoretical waveforms of inpul current and voltage across commutating
capacitor of ZCS-ZVS control scheme
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4.3 DESIGN EXAMPLE
To ~nsu~ a fair comparison bc:tween the ZCS-ZVS and conStant fr~quency disconlinuous
current (CFDC) comrol methods. the $OI.Icce voltage, frequ~ncy of oper.Hion of (he boost
switch. ompul power and OUlPU( \'ohage \'a]ues u~ in the CFDC scheme are kepi:
conSlant and arc employed for the ZCS·ZVS scheme. The general procedure for finding
the boost inductor valu~ for {he ZCS-ZVS scheme is as fol!ol,l,'S.
Rearranging equal ion 4.9 the boos! inductor value is obtained :IS
(-U9)
Substituting I ~I and (~ from ~quation 4.6 and 4.8 respectiv~Jy in equ:ltion 4.2 [ yields
[ V]l.= .. "(to.~ -t,lIt~ -(tJV} +(2 • V.. ~ V.l ) (-1.20)
Substituting X. and tt from equ:llion 4A and 4.5 respecli"-cly in ~quation 4.22 giv~s
(4.21)
With C, = O.ool,uF, V... = 240V(nns). V~ = 380V, F. = 100kHz. 0=0.1 and
Itl =334A the vaJu~ ofL is approximalelycalculaled 10 be O.lmH.
lIS
4.4 SIMULATION OF THE PFC CIRCUIT FOR ZCS-ZVS
SCHEME
The same circuil panmeters. which were usc:d before (or CFDC. CFDC and VCHC
control melhcxfs. are used for the ZCS·ZVS scheme so as to o=nsure that a fair comp3rison
is made belween all Ihe control methods. For comp[eteno=ss. the circuil par.J.melers are
gi~'en bo=low.
Lino= \'oltage. V,:: 240V(rms)
Line frequency. f, = 60Hz
Output Voltage. V_ :: 3SaV(dc)
Output power. p~ :: 400W
Switching frequency. F, = 100kHz
Boost inductor, L = 0.1 mH
Output capacitor. C = 470pF
Per-unil values
I p.u voltage = 24QV
I p.u power =400W
400
I p.u current = 140 '" L67 A
Line \'ollago=. V, '" 100 V(rms)
Lino= frequency. f. ::6OHz
Output Voltage. V_ :: 2QOV(dc)
Output power. P_ :: I60W
Switching frequency. F, = 5kHz
BooSI inductor. L = 22mH
Output capacitor. C =1000 IlF
I p.u VOltage =IOOV
I p.u power = I60W
[60
I p.u current = 100 '" 1.6 A
ULATION PROCEDURE
4.4.1 SIM . '" ZCS.ZVS 'o",ml .:hem, "
.. the complete simulation procedure 01 (
The 00..... chan or . d 10 simuJ:ue the system equJ.lioo~.gi~'en in fig..a.5. :'wIATLAB IS use
'. Flow chan arth.:: ZCS-ZVS cCOIrol schemeFigurc-U
showing [he simulation procedure
t1.<
•.4.1 SL\oIULATlON RESULTS
Figures ..L6 and ~.7 show the source currenl .znd source \'olt:lge In p('r 1,11'1:1 :I! 100KHz
and 5KHz. r('spectively.
Figure 4.6 : Per-unit source current and source voltage waveforms
(L=:O.lmH. C =:470JJF. C. = O.cXlI J!F. F. = 100kHz)
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Figure 4.7 : Per unit source current and source vohage waveforms
(L=1.2mH.C= lOOOJ,LF. C, =O.OOIJtF. F. = 5kHz)
As seen from the gr:lphS the amplitude of (he iOurce current waveform is higher Mound
the zero vOltage crossing point. This is due to (he f.3ct th:u the ekctric charge of d'lc
commutalion capacitor C, is .3dded to Ihe lot.al charge of the boost induct~, giving rise
to an incre.:l.Se in .he inpul curren!. However. the sh.3pe of the fundament.3l component of
the input current is ncady simil:ir lO a sinusoid.31 wJvefonn
Figure ..1.8 shows the voltage across (he boost switch and tht: indu~tor current
which mJlch the e,>tpcctt:d Ih.::orcttC;II waveforms of fig ~":.It clearly show~ thatlhc boost
switch is (umcd OFF al zero ~·ohagc. .:I.S predictcd.
Figure 4.8: Per unit voltage across the boo~t switch and input currenl wavcfonns
{L=O.lmH.C=470,uF. C, =O,oolJ,iF. F. = 100kHz}
lIS
Figure: 4.9 shows the input current spectrum over 3. "'ide r3nge of frequency. The
total harmonic distonion of the source current for fig 4.6 is found to be 3. (:!C;(O. I( can be
seen from fig 4_9 that Ute speclCUm is uniform and so the design of the input filler for Ihe
ZCS-ZYS scheme is easier.
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Figure 4.9: Frequency spectrum of the inpul current
(L=O.lmH.C=470p.F. C, =O.OOI}JF. F. = 100kHz)
"'
Figure ~.IO ~ho\vs the input current harmonic s~[rum in lerms or" the h;lrmonic
order. The figure :ihows that J. small input iiltcr is rt:quired (0 remove the high.::r order
harmonics in (he input current.
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Figure 4.10 : Per-unit harmonic component of the input current versus harmonic onler
(L = O.lmH. C = 470/JF . C, = 0.001}iF. F, = 100kHz)
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K~~ping th~ switching frequ~ncy constJnt fig 4.11 shows J plot o( th~ tot:ll
harmonic distortion (THO) of th~ input curren! with ~';Irying \'alu~s of the boost inductor.
The THD d~cre:tSes with incre:ls~ of tho:': boost inductor \'alue for:! fixed switching
frequency.
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Figure ~.II: THO of the input current venus boost inductor v;l!ue
(C=470pF. C. = 0.001 pF. F, = 100kHz)
Figure 4.12 shows tbe change in THO with \'arying switching fr.e:quency I.:eeping
the boost induclor value constanl. The figure shows that the THO of the inpul cu~m
decreases with increasing Switching frequency.
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Figure 4.12: THO of the input cu~nl venus varying switching frequency
(L=O.lmH,C=470,uF. C, =O.lX)J,uF)
Figure ~. J3 and ~.I~ show the ;l\'er3ge power :Jcross the boost swilCh wilh r~~~c:
10 \'3rying v31ues of booSl induClor :md Swilching frequency respectively. Th.: 3\'eragc
power loss is found 10 b.: 5.72W for L= 0.1 mH and F, =100kHz. From lhc: figure ~.I:; il
C3n be seen thai lhc: avc~gc power loss dccrea.ses wilh increasing values of boo,,1
induelor. For a given booSI induClor \":Jlue lhc :Jv.:rage power loss increases wllh incn:a.~,;
oiswilching frequency.
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Figure: -1.13: Power loss across lhc boost $wilch \"~rsus varying booSl induClor
(C=470 pF. C, =O.OOlpF. F,=lookHz)
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Figure 4.14: Power loss across the boost switch versus varying sWitching frequency
( l=O.1 mHo C=470 J1F. C, = 0.00 I J1F )
Keeping the swilching f~quency and boost inductor v~lue conSl;lnl. fig -1.15
show'S the aver.1ge power acros.~ the boost switch with respecl to \'arying values of
commulating capacilor. The average power lends to inc~ase with incrt:asing value of
commul::Hing C:lpacitor. This is because the commulating capacitor holds more eleclric
charge .:lnd in lurn adds to lh~ lotal charge of the boost inductor. giving rise to an incrc:lSe
in the inpU! curren!.
Jo,--------...,.--------r--------
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[ 9
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~ 'fg -ID6:
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Figure ':.15: Po"·er loss across the boosl swilCh ver-sus varying commut:1ling capacitor
( L=O.lmH. C=-I70,uF. F;,=IOOk.H,)
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4.5 SUMMARY
The simulation results confirm the operation of the control schemes. The simulation
results confirm the predicted waveform of the input current which shows that the booSl
switch turns ON and OFF at zero-current and zero.voltage respectively. The THD of Ihis
scheme is found to be less lhan lhat of eFDe scheme. It has been shown Ihallhe THD of
the inpuc current decreases with increasing boost inductor value and switching frequenc)"
Keeping the switching frequency constant, the average power loss across the boost switch
decreases with the increasing value of Ihe boost inductor. However. lhe average power
loss increases wilh lhe increasing value of switChing frequency at conSlanl boost inductor
value.
The instantaneous value of the input current decrcases wilh increasing bOOSI
induclor value. Moreover, lhe zero-current lum ON and zero-voltage tum OFF of lhe
bOOSI switch reduce Ihe average power loss. The turn ON time decreases with increasing
switChing frequency which in lurn reduces lhe THD of the input current. However,
keeping lhe Swilching frequency and boost induclor value conslant, the average power
loss across Ihe boost switch increases wilh increase of commulaling capacilor value.
Although lhe operational characteristics show a definile improvement over the
CFDC control. one drawback oflhe ZCS-ZVS scheme is lhat it is c:x:pensive as it requires
more circuit components. Moreover. the ON/OFF liming of lhe switches have to be
precise in order to obtain the full benefit of Ihe ZeS-ZYS scheme. Generally, this
requires a good synchroniza£ion logic.
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Chapter 5
COMPARATIVE STUDY OF THE CONTROL
SCHEMES
INTRODUCTION
So far, this thesis has dc:!!t with the modelling and analysis of conSI301 frequency current
conlrol, variable f~quency current control methods. This chapter deals with the
compantive study of alllhc control methods discussed before.
5.1 COMPARATIVE STUDY
Since the principle of oper.uion of the zew.current zero-voltage (ZCS·ZV$)
conlrol and ConSI3nl frequency discontinuous current (CFDC) control schemes are
simil.u, both cOnlrol methods are compared. Figure 5.1 shows a plOI of the tctal harmonic
distortion (THO) of the input current versus varying switching frequency, keeping the
boost inductor value constant.
~12r················',,··,·························· .; , , .
~
i10
r .r··~"'·············,····························,·····0"'-"" ............•......... 1
~
'"
Figure 5.1: THO versus varying Switching frequency
(L=O.lmH,C=470}JF )
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Figure 5.2 shows a comparative plot of the THO of the input current versus
varying boost inductor value, keeping lhe swilctting frequency constant. From figures 5.1
and 5.2 it can be sun (hat the ZCS-ZV5 control scheme has less THO in the input current
lhan lhe crne control.
1·~.1 0.2 0.3 0.4 O.S 0.6 0.7 0.8 0.9
BOOSl Inductor (rnH)
Figure 5.2: THO versus varying boost inductor value
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Figure 5.3 shows the average power loss across the boost switch versus \'arying
boost inductor value. keeping the switching frequency constant for the ZCS·ZVS and
CFDCschc:mes.
• •• ZCS-ZVS [C, = 0.001 JJF J
o-oCFDC
gL-.'-~O.~2--0~.3--0~.4--0.L5-~O.-6--0~.7--0~.B--O.L9---'
Boosllnduetor(mH)
Figure 5.3: Power loss across the boost 5wilCh versus varying boost inductor
(C=470 J,lF.Fj=IOOkHz)
Keeping the boost inductor value cOnStanl, a ptc[ of Ihe average power loss across
the boosl switch veBUS switching frequency of zes-zvs and eFDe control schemes is
shown in fig 5.4. Figures 5.3 and 5.4 shows that the average power loss across th=: boesl
switch in the zes·zvs scheme is lower than that of the eFDe scheme.
6.5r---~-~---r-----,---~--...------,
~55~"""""""" .................................•..................
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Figure 5.4: Power loss across the boost switch versus varying switChing frequency
( L--Q.I mHo e=470 JJ.F)
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The boost switch of the variable current h~teresis current (VCHC) scheme
operates in variable switching frequency mode, whereas the switching frequency is
constant for the CFCC. CFDC and ZCS-ZY$. The instantaneous switching frequency of
the VCHC depends on the peak difference or the hYSlcresis band (0). If the average
switching frequency of the VCHC can be compared to that of the fixed switChing
frequency of CFCC scheme for the same circuit parameters. then the THD of the input
current and power loss across the boost switch can be compared. Keeping the boost
induCl0[ value fixed, fig 5.5 shows a plOl of the average power loss across the boost
switch versus the switching frequency of the CFCC scheme and the average switChing
frequency of VCHC scheme.
It can be seen from fig 5.5 that the average power loss of the VCHC is slightly
higher than that of the CFCC scheme. Fig 5.6 shows a comparative plot of average power
loss across the boost switch versus SWitching frequency for the three constant frequency
control schemes (CFCC. CFDC. ZCS-ZVSl for the same input voltage, output voltage
and output power. It can be seen that the ZCS-ZVS scheme has th~ lowest average power
loss.
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Figure 5.S: Power loss across the boos! switch versus varying switching frequency
(L=1.5mH. C=470 Iff)
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Figure 5.6: Power loss across the boost switch versus varying switching frequency
(V. -240V (nns). v. 2380V(dc), p. =400W)
Figure 5.7 shows a comparative plot of the TIID of the input CUrTent versus switching
frequency for Ihe same input voltage. output vohage and power output for Ihe constant
frequency conlrOl methods. The THO of the input current for the ZVS·ZCS is the lowest
of the three schemes. Table 5.1 shows the qualitative comparison of the four current
mode control methods. namely the CFCC. eFOC, VCHC and ZVS-ZCS control
schemes.
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Figure 5.7: THO vt:rsus varying switching frequency
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Table 5.1: Qualitalive comparison of CfCC. CFDC, VCHC & ZV$-ZCS control schemes
CFCC eFoc VCHC zvS·ZCs
THO MEDIUM HIGH LOW LOW
Boosl Switch HIGH MEDIUM HIGH LOW
Power Loss
Input filter SIMPLE SIMPLE COMPLEX SIMPj..E
Design
Chapter 6
CONCLUSIONS
In this thesis. the simulation of the four most popular current-mode control schemes for
power factor correction, namely the Constant Frequency Continuous Current (CFCC).
Constant Frequency Discontinuous Current (CFDC). Variable Current Hysteresis Control
(VCHC) and the Zero-CU1Tefl1 Zero Vollage swilching (ZCS·ZVS) control has been
carried out. The characteristic and performance of the schemes are presented.
From a po~r supply designer's standpoint, the most important objet:tive is to
choose an optimum control scheme so as 10 meet the design specifications. The
comparative study carried out in this lhesis provides a basis for selecting an optimum
conU'OI scheme for a particular industrial application. The advantages and disadvantages
of the schemes from the point of view of the quality of the input cWttnt wa~form. input
filter requirements, and the complex.ity of the control cireuil for the same circuit
conditions are discussed.
The simulation results of the CFCC control scheme show that the input current
has continuous non-zero value throughout the full cycle of operation. With CFCC control
the lotal harmonic distortion (THD) of the input curtent decreases with increasing
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switching frequency. The 1HD also decreases wilh increasing boost inductor value at
filted switching frequency.
One drawback of the CFCC control scheme is that the response of the circuit is
not precise since the desired average inductor current is not constant. Also. as the boost
inductor current is continuous throughout lhe full cycle of operation, there is a higher
power loss across lhe boost switch.. Simulation results show that the average power 1055
tends to decrease with increasing boost inductor value and increases with increasing
switching frequency. The control circuit of CFCC requires complex synch.ronization
logic.
To decrease the continuous power loss across the boost switch of CFCC control
sch.eme, the CFDC control scheme h.as been studied. The harmonic spectrum of the
CFOC reveals the presence of h.igher order harmonics in the input current. The total
h.annonic distortion (THO) is h.igher and requires a substantial size of EMf filter to
decrease the THO to the IEEE standards. On the other hand increasing the boost inductor
\-a.J.ue and the switching frequency decrease the mo. "The CFOC conuol circuitry is easy
to implement and requires no synchronization logic. A drawback of this scheme.
however. is the h.igh. current stresses associated wilb the boost switch at the peak input
voltage.
To further reduce the power loss of the boost switch in the constant frequency
control methods, the Zero Current·Zero Voltage Switching (ZCS-ZVS) was proposed.
Simulation results show L'1at the boost switches are turned ON and OFF at zero-current
and zero-voltage respectively. The THO of the input current decreases with increasing
boost inductor value and switching frequency. The average power loss across the boost
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switch increases with the increasing value of the switching frequency. butdec~ with
the increasing value of the boost induclor. However, the average power loss teOOs to
inc~ with increasing value: of commuwing capacitor at fixed switching frequency and
booSt inductor. The ZCS-ZVS scheme is expensive and requires a good synchronization
logic.
The switching frequency of the boost switch in variable current hysteresis control
(VCHC) is not constant and it depends on the hySteresis band. The simulation results
show that the inductor Cl1l'Tent is confined between the two boundary limits and is capable
of producing nearly sinusoidal input current wavefonn. It is seen that the peak
instantaneous switching frequency increases with decreasing hysteresis band. Simulation
results also show that the average power loss across the boost switch, at fixed hysteresis
band, decreases with increasing value of boost inductor. Moreover the average power loss
increases with decreasing hysteresis band, at constant boost inductor value.
The frequency components of the input current for the VCHC scheme are evenly
distributed making the design of EMI filter very difficult. The control circuit design is
simpler and easy to install. However, the instantaneous s\v1tching frequency at zero
crossing of the input voltage increases the switching stress of the boost switch.
Among all the control methods simulated, the constant frequency control schemes
(CFCC. CFDC. ZCS-ZVS) would be the definite choice over the variable switching
frequency control (VCHC) as the switching stress at 7.ern crossing of the input voltage is
less. Comparing the simulation results of the constant frequency control schemes for the
same circuit cC'nditions. it can be predicted that the zero-current zero-voltage switching
(ZCS-ZVS) scheme is the best choice., in tenns of average power loss across the boost
IJ!
switch and total harmonic distonioo (THO) of the input current. However, the
synchronization logic of the boost switches of ZCS·ZVS scheme is difficult to
implement. but with the development of microprocessor this can be overcome.
6.1 SUGGESTIONS FOR FUTURE WORK
The p~nt work contains the comparative study of cum::nt-mode control schemes used
in AC·DC rectifier cirt:uits. Future work in this area may be stated as follows:
• A microprocessor implementation of the control schemes should be investigated. since
3. microprocessor-based system will enhance the noise immunity of the system.
• To improve the dynamic behaviour of the control methods. knowledge-based
systems like Anificial Neural Network (ANN), Fuzzy logic based control methods
should ;:Usc be investigated.
• Though the primary aim of these conlro[ schemes is to obtain nearly unity power
factor o~ralion. it is possible to operate the circuits at leading power factor. This
would allow me converter to be~ as pov.l:r faclor correcting circuit for a utility
system.
• While component sizes tend to decrease with an increase in the switching frequency,
device s\..itching losses are proportional to frequency and usually limit the maximum
operating frequency anainable in a given circuit. Even with the availability of
extremely fast power MOSFETs, a frequency of 100kHz seems to repr~sent a typical
ma.'Cimum value. A switching frequency of I MHz is commonly considered the next
significant milestone for power converters rated in the hundreds of wans. Further
work: needs 10 be carried out to investigate the design and implementation of the
power factor correction cireuit for higher frequencies.
139
,<0
REFERENCES
I. C. K.. Duffey, R. P Stratford. "Update of Harmonic Standard 1£££-519IEE£
Recommended Practices and Requirements for Harmonic ContrOl in Electric Power
Systems", IEEE Transactions on Industry Application, vol. 25, no. 6, pp. 1025-1034.
NovlDec. 1989.
2. N. Mohan, T. M. Undeland. W. P. Robbins. Power Electronics: Converters,
Applications and Design, John Wiley & Sons, 1989.
3. W. Shepherd, P. land, Energy Flow and Power Factor in NonsinusoidaI CircuitS,
Cambridge University Press, 1979.
4. S. Kim, P. Enjeti et aI. "A New Approach to Improve Power Factor and Reduce
Hannonics in a Three Phase Diode Rectifier type Utility Interface", IEEE lAS
Re<:ords 1993. Oct 2-- S.... Toronto. vol. 2, pp. 993·1000.
5. R. Naik, M. Rastogi et aI."A Magnetic Device rorC~nt Injection in a Three-Phase.
Sinusoidal.(:urrent Utility Interface", IEEE lAS Records 1993, vol. 2, pp. 92&.930.
6. L R. Chaar, N. Mohan et ai, "'Sinusoidal Current Rectification in a very wide Range
Three-Phase AC Input to a Regulated DC Output". IEEE lAS Reeords 1995, Oct 8- -
12-, Orlando, Florida, pp. 2341-2347.
7, T. Kataoka, K.. Mizumachi et al, "A Pulse Conuollcd AC-to-DC Converter (0
Improve Power Factor and Waveform of AC Line Cunent". IEEE Transactions on
Industry Applications, vol. IA-15. no, 6. NovlDec 1979. pp. 670-675.
8. T. Takeshita, K, Toyama et al, "'Performance of Single-Phase PWM AClOe
Converter with Reduced Smoothing Capacitor". IPEe Conference Records 1995. Apr
]"'_7'\ Yokohama, Japan, pp. 276-280.
9. S, Funabiki "A Single Phase PWM AC to DC Converter Based on Control of Utility
Displacement Power Factor·'. IEEE lAS Records 1990. Oct 1 b - 11"'. Seattle.
Washington. pp. 1012-1016,
10. B. T. Ooi, J. Salmon et ai, "'A Three-Phase CoobOlled--CWttnt PWM Converter with
Leading Power Factor", lEEE Transactions on Industry Applications, vol. IA-23,
no.l, JanlFeb 1987, pp. 78-84.
II. Wen-lone Tw, York-Yih Sun et ai, "'Design of a High perfonnance ~-Phase
UPS with Unity Input Power Factor and High DC-Voltage Conversion Ratio", pee
Conference Records 1993, Apr 1911< - 21-, Yokohama., Japan, pp. 105-110.
12. S. Funabiki, S. Matsuo, "Analysis ofa PWM Controlled AC 10 DC Convener with a
Controllability of DC Vohage and High Input Power Factor", IPEC Conference
Records 1990, Apr 2"- 6", Shinjuku, Tokyo, Japan, pp. 505-512.
13. S. Funabiki, N. Toita., A. Meehi,"A Single-Phase: PWM AC 10 DC Convener with a
Step up/down Voltage and Sinusoidal Source Current", IEEE lAS Records 1991, Sept
28·- Oct 4·, Dearborn, Michigan, pp. 1017-10~2.
14. H. Sugimoto, S. Morimoto el aI, ...A High Perfonnance Control Method ofa Voltage
Type PWM Convener", PESC Conference Records 1988. Apr II· - 14", Kyoto.
Japan, pp. 360-368.
15. N. R. Zargari, D. Raonic, "A Current Controlled Near Unity Power Factor Three-
Phase PWM Buck Rectifier without Passive Damping Requirements", Canadian
Conference Records 1995, Sept 5" -8", Montreal, pp. 987-990.
16. Shu-Zu Dai, N. Lujara et ai, "A Unity Po~r Factor Current-Regulated SPWM
Reclifier with a Notch F~back for Stabilization and Active Filtering-. IEEE
Transactions on PO,,"'er Electronics, vol. 7, no. 2, April 1992. pp. 356-363.
17. D. Miyashita. Y. Nishida et ai, "High Power Fac.or Rectifiers with an Analog Pulse-
Width Predictor", APEC Conference Records 1994, Feb 13" - 17". Orlando, Florida.
pp.563-568.
18. C. Wong, N. Mohan, 1. He, "Adaptive Phase Control for TItree Phase PWM AC-to-
DC Conveners with Constant Switching Frequency", PCC Conference Records 1993,
Apr 19'" - 21-, Yokohama, Japan, pp. 73-78.
142
19.1. W. Dixon, B. T. Ooi, "Indirect Current Control ora Unity Power Factor Sinusoidal
CWttnt Boost Type Three·Phase Rectifier". IEEE Transactions on Industrial
ElectrOnics. vol. 35. no. 4. Nov 1988. pp. 508·51 S.
20. R. Wu, S. B. Dewan ct al. "A PWM AC to DC Converter with Fixed Switching
Frequency". IEEE Transactions on Industry Applications, vol. 26, no. 5. Sept/Oct
1990, pp. 880-885.
21.1. Sebastio·n. F. Aldana et aI. "Improving Power Factor Correction in Distributed
Power Supply Systems using PWM and PWM and ZCS-QR SEPIC Topologies".
PESC Conference Records 1991. June 24- - 2"'. Massachusetts, pp. 780·791.
22. R. Redl, N. O. Sakal. "Curtent·Mode Control. Five Different Types, used with the
Three Basic Classes of Power Converters: Small-5ignal AC and Large·Signal DC
Characterization. Stability requirements, and Implementation of Practical Circuits".
lAS Records 1985, Oct 6"- II", Toronto, pp. 771·783.
23. C. Chen. D. M. Divan, "Simple Topologies for Single Phase AC Line Conditioning".
IEEE lAS Records 1991, Sept 28"'-Oct4"', Dearborn. Michigan, pp. 91 1·917.
24.1. Sebastio' n, M.laureguizar. J. Uceda, "An Overview of Power Factor Comclion in
Single-Phase OFF-Line Power Supply Systems". IECON Conference Records 1994.
SeptS- -9"'. Bologna-Italy. pp. 1688-1693.
25. R. Redl, B. P. Erisman, "Reducing Distoman in Peak-CWTCt-COnlrOlled Boost Power
Factor Correctors". APEC Conference Records 1994. Feb 13- -1"'. Orlando. Florida.
pp.576-583.
26. K. W. lee. P. W. Bellarby, J. G. Ramage, "Computer Simulation of PFC Circuits-.
PESC Records 1994, June 20"'-25"'. Taipei, Taiwan ROC. pp. 1282-1288.
17. A. R. Prasad. P. D. Ziogas. $. Manias, "An Active Power Factor Correction
Technique for Three-Phase Diode Rectifiers", IEEE Transactions on Power
Electronics. vol. 6, no. I. Jan 199 I, pp. 83·92.
28. K. K. Sen, A. E. Emanuel. "Unity Power Factor Single Phase Power Conditioning".
PESC Records 1987, June 21- - 26", Blacksburg, Virginia, pp. 516--524.
29. C. A. Canesin,. 1. Barbi. "A Unity Power Factor Multiple Isolated Outputs Switching
Mode Power Supply Using a Single Switch", APEC Conference Records 1991.
March I()* - 15·, Dallas, Texas, pp. 430436.
30. C. Zhou, R. B. Ridley, F. C. lee, "Design and Analysis of a Hysleretic Boost Power
Factor Correction Circuil", PESC Records 1990, .Dp. 800-807.
31. 1. He, N. Mohan, C. Wong, "Unily PO\lo"er Factor Three-Phase Diode Bridge AC-DC
Converter with Soft: Switchings", PCC Conference Records 1993, Apr I~ - 21-.
Yokohama, lapan, pp. 514-519.
32. N. Kimura., K. Nishiyama, K. Taniguchi, "High Power Factor Active Convener with
New Soft-Switching Circuit using Loss-Less Snubber", IPEC Conference Records
1995, Apr 3"'_ r·, Yokohama, Japan, pp. 843-847.
33. A. R. Prasad, P.O. Ziogas, "Active Input Current Waveshaping Method for Three-
Phase Diode Rectifiers with Zero Switching Losses". IEEE lAS 1991, Sept 28'" - OCI
4"', Dearborn. Michigan, pp. 932-938.
34. J. H. ~ulkem, N. Mohan, "A Sinusoidal Line Current Rtttifier using a Zero-Voltage
Switching Step-Up Conver1er", IEEE lAS 1988, Oct 2- - .,... Pinsburgh.
Pennsylvania., pp. 767-771.
35. R. P. Severns, G. Bloom, Modem DC-Io-DC Switchmode Power Convener Circuits.
Van Nostrand Reinhold Company, 1985.
36. MATl.AB User's Guide, Version 4.0, The Mathworks, Inc.. U. S. A, 1988.
37. MAPLE V User's Guide, Release 2.0a. University of Waterloo, 1989-1993.
APPENDIX A
The governing equations of the inductor CWttnt and capacitor voltage during the OFF
state of the boost switch of the power factor correction (PFC) circuit are solved using
MAPLE (version 5). The solution includes the stray resistances aCthe boost inductor and
Outpul capacitor. These equations are used in the thesis for the modelling of lhe PFC
circuit.
A.I MAPLE SOLUTION OF THE BOOST INDUCTOR CURRENT
AND OUTPUT CAPACITOR VOLTAGE DURING THE OFF
STATE OF THE BOOST SWITCH
The notations used in this calculation are as follows
Vin supply voltage:
boost inductor
C output capacitor
Rs se-ries re-sistance associated wilh the boost inductor
ResT series resistance associated wilh the aUiput capacitor
Ro load resistance
Instantaneous value of the: inductor current
He Inductor current at the end of the OFF period
lIs Inductor current at the stan cCthe OFF period
'"
lnslanlaneous value of the outpul capacilOr VOII:lge
Voltage of the output capacitor at the end of lhe OFF ~riod
VOltage of the: output capacitor ;lIthe start oflhe OFF period
v_ Output voltage althe end of (he OFF period
The general results at the end of the OFF period for the inductor current. capllcilor voltage
and output vohage are given a.s
I.. .1:'1;,.« -1~.£, -lC.( -!.F,.C; .1./(_" .l«.£, -fi,.I:.S; -.t.;.r..LoU,'.E,-Z.t.;.£, -J~.c..v. .JA,./...... IJ, .... 81'.1: 'l
\ {t.(-z../t.c, .1e; G, -u:.G, .Z.C;.G, .[i..S: -...I(.I.-[i.c, "C,.L.1C;.G, • .[.i,.a, -l(".G,» 1
A.l
A.2
A.3
where
A,:: c; + 2.C.R.' c, - 2.C.R.'_.C, -l.L_G,· c; .. l.C.R~.C. - 2.L.(;:· co' - :U:;,.L" L' • .l..LC.R;
G,=R.. R,...C
G,=R,.R".C
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